Intel

EP20K200EQC240-2N - 200K Gate APEX-20KE FPGA, 240-PQFP | Intel / Altera

Name: EP20K200EQC240-2N - 200K Gate APEX-20KE FPGA, 240-PQFP | Intel / Altera
Brand: Intel
Price: 198.75 USD
Availability: InStock

MPN: EP20K200EQC240-2N ✗ End of Life

In Stock Ships in 1-3 business days

1.8 V Vdss 1.8 V / 2.5 V / 3.3 V / 5 V (MultiVolt) Rds(on) 240-pin PQFP (BQFP, gull-wing) Package -2 (mid-speed) Speed 106,496 bits Memory

From $198.75 USD / Unit

MOQ: 1 |

Price updated: 2026-09-07

Volume Pricing

Qty	Unit Price	Extended
1	$285	$285.00
10	$262.5	$2,625.00
100	$232.4	$23,240.00
250	$215.2	$53,800.00
500	$198.75	$99,375.00

ℹ️ All prices are in USD

View Datasheet (PDF) View Alternatives

Quantity

EP20K200EQC240-2N Overview

The Intel / Altera EP20K200EQC240-2N is a member of the APEX-20KE family of Field Programmable Gate Arrays (FPGAs) that integrates 200,000 gates, 8,320 logic elements (LEs), and 106,496 bits of embedded system block (ESB) memory into a single 240-pin Plastic Quad Flat Pack (PQFP/BQFP) package. It operates from a 1.8 V core supply and supports up to 168 user I/O pins via MultiVolt I/O technology, with propagation delays of approximately 2.5 ns. The device is fabricated on a 0.22 µm CMOS process and is part of the industry's first Programmable Logic Device (PLD) family to deliver true system-on-a-programmable-chip (SOPC) integration.

An FPGA (Field Programmable Gate Array) is a type of integrated circuit containing an array of configurable logic blocks (CLBs), embedded memory, and programmable interconnect that allows designers to implement custom digital logic after manufacture. FPGAs sit hierarchically within the broader category of programmable logic devices (PLDs), which themselves belong to the digital semiconductor family. Unlike ASICs, FPGAs are reprogrammable, making them ideal for prototyping, low-volume production, and designs requiring late-stage logic changes. The APEX-20KE family specifically targets high-density logic integration with embedded memory, blurring the boundary between traditional FPGAs and complex PLDs.

Key features of the EP20K200EQC240-2N include the MultiCore architecture combining look-up tables (LUTs) with embedded memory in each logic element, 832 macrocells equivalent in logic capacity, four phase-locked loops (PLLs) for clock management, and MultiVolt I/O supporting 1.8 V, 2.5 V, 3.3 V, and 5 V interface voltages. The device also supports in-system programmability (ISP) via the IEEE 1149.1 JTAG interface, allowing configuration updates without removing the part from the board.

Technically, the APEX-20KE architecture separates logic and memory resources, allowing the 8,320 logic elements to be configured either as combinational logic or as small distributed RAM blocks, while the 106,496-bit ESB array provides larger dedicated memory blocks. The four PLLs enable sophisticated clock domain management with multiplication and division, and the Quartus II design toolchain supports schematic, VHDL, and Verilog entry. The 240-pin PQFP package offers a gull-wing surface-mount form factor suitable for standard SMT assembly lines.

Typical applications for the EP20K200EQC240-2N include telecommunications infrastructure (DSLAMs, SONET/SDH framing, protocol bridges), industrial control and factory automation (high-speed glue logic, motor control sequencing), military and aerospace signal processing (radar pre-processing, secure communications), and legacy computing interfaces (PCI bridges, custom bus controllers). The 168 available I/O pins accommodate parallel buses and multiple high-speed interfaces simultaneously.

When designing with this device, note that the APEX 20K family has been classified as mature/legacy by Altera (now Intel FPGA) and is supported only through the legacy Quartus II toolchain (versions 13.0 and earlier). New designs should consider Cyclone IV/V or MAX 10 families unless strict continuity with existing APEX-20KE firmware is required.

This page synthesizes distributor stock data, drop-in alternatives from the same APEX-20KE family, and practical design notes not found in the original datasheet to help engineers evaluate, source, and replace this legacy FPGA.

Drop-in alternatives for EP20K200EQC240-2N — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Variants in this series

Same-series models that are drop-in compatible with EP20K200EQC240-2N (same form factor and footprint) — differing in Operating Temperature, Package, RoHS Status, Process Technology, Speed Grade.

EP20K200EQC240-1

Intel

Package: 240-BFQFP (S-PQFP-G240)

Speed Grade: -1