Intel

EPM7256AETI144-7 - 256-Macro MAX 7000A CPLD, TQFP-144 | Intel

MPN: EPM7256AETI144-7 ✗ End of Life

In Stock Ships in 1-3 business days

3.3 V Vdss TQFP-144 (20x20 mm, 0.5 mm pitch) Package 126.6 MHz Speed Non-volatile EEPROM (instant-on, no boot PROM) Memory

From $53.55 USD / Unit

MOQ: 1 |

Price updated: 2026-09-12

Volume Pricing

Qty	Unit Price	Extended
1	$88.44	$88.44
10	$79.6	$796.00
100	$70.92	$7,092.00
500	$62.23	$31,115.00
1,000	$53.55	$53,550.00

ℹ️ All prices are in USD

View Datasheet (PDF) View Alternatives

Quantity

EPM7256AETI144-7 Overview

The Intel (Altera) EPM7256AETI144-7 is a 256-macrocell member of the MAX 7000A family of high-density, in-system programmable CPLDs, housed in a 144-pin TQFP (plastic Thin Quad Flat Pack) package with industrial temperature grade (-40C to +85C) and 7 ns pin-to-pin logic delay. The device integrates 5,000 usable gates, 256 macrocells, 36 user I/Os and an in-system programmability controller based on 3.3 V core operation.

A CPLD (Complex Programmable Logic Device) is a non-volatile, electrically erasable programmable logic device that combines multiple PAL/GAL-style macrocell arrays on a single chip with a global interconnect fabric. In the broader component hierarchy, a CPLD sits beside the FPGA (Field-Programmable Gate Array) as a non-volatile, instant-on alternative that is well suited to glue-logic, bus-interface, state-machine and power-up control tasks where deterministic timing and zero-config boot are required.

Key features include 7 ns tPD combinational delay, 126.6 MHz maximum operating frequency, IEEE 1149.1 (JTAG) boundary-scan support, MultiVolt I/O allowing 2.5 V/3.3 V/5 V interfacing, and dedicated input clocks plus a global OE (output enable). The device is fabricated on a 5 V-tolerant, EEPROM-based architecture that retains its configuration without external memory, eliminating the boot PROM typically required by SRAM-based FPGAs.

Technical depth: each macrocell contains a programmable AND/OR array with a product-term allocator feeding a configurable flip-flop; the 36 I/Os are organized as 4 I/O banks driven by fast input and output registers. With 16 macrocells per Logic Array Block (LAB) and a clear predictable timing model, Quartus / MAX+PLUS II can place-and-route designs with deterministic worst-case fMAX - a property that makes MAX 7000A attractive for protocol bridges and industrial control.

Typical applications include industrial control, bus-interface glue logic, motor control state machines, and legacy peripheral bridging on 3.3 V mixed-voltage boards. The instant-on non-volatile configuration is also well suited to safety-critical and brown-out-tolerant systems. Designers should note that -7 (7 ns) speed grade implies tighter tCO budgets, and JTAG programming reduces fixture complexity in production. This page synthesizes distributor pricing, MAX 7000A drop-in alternatives, and practical design notes not found in a single Altera datasheet.

Drop-in alternatives for EPM7256AETI144-7 — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Variants in this series

Same-series models that are drop-in compatible with EPM7256AETI144-7 (same form factor and footprint) — differing in Package, Operating Temperature, Programming Interface, Configuration Memory, Usable Gates.

EPM7256AETC144-10

Intel

Package: 144-pin TQFP (TQFP-144)

Operating Temperature: 0C to +70C (commercial)

Programming Interface: JTAG (IEEE 1149.1) + Fast Passive Serial