Altera

EPF8820AQC208-2N - 8K Gates FLEX 8000 FPGA | Altera | 5V

Name: EPF8820AQC208-2N - 8K Gates FLEX 8000 FPGA | Altera | 5V
Brand: Altera
SKU: EPF8820AQC208-2N
Price: 5.1 USD
Availability: InStock

MPN: EPF8820AQC208-2N ✗ End of Life

In Stock Ships in 1-3 business days

5 V Vdss 208-pin PQFP (FQFP) Package 125 MHz Speed

From $5.1 USD / Unit

MOQ: 1 |

Price updated: 2026-09-11

Volume Pricing

Qty	Unit Price	Extended
1	$8.2	$8.20
10	$7.45	$74.50
100	$6.5	$650.00
500	$5.8	$2,900.00
1,000	$5.1	$5,100.00

ℹ️ All prices are in USD

View Datasheet (PDF) View Alternatives

Quantity

EPF8820AQC208-2N Overview

The Intel (formerly Altera) EPF8820AQC208-2N is a CMOS SRAM-based FLEX 8000 family FPGA with approximately 8,000 usable gates and 672 logic elements, packaged in a 208-pin Power Quad Flat Pack (PQFP/QFP). The device supports 152 user I/O pins, runs from a 5 V supply, and is fabricated on a 0.42 µm CMOS process node, achieving a maximum toggle frequency around 125 MHz with a propagation delay of roughly 5 ns.

An FPGA (Field-Programmable Gate Array) is a programmable logic device that integrates configurable logic blocks, programmable interconnect, and I/O cells on a single die. Within the broader semiconductor taxonomy, FPGAs sit alongside CPLDs, microcontrollers, and ASICs as the dominant platforms for digital logic implementation. The FLEX 8000 family specifically targets register-rich, glue-logic and bus-integration applications, sitting hierarchically between low-density PLDs and high-density ASICs.

Key features of the EPF8820AQC208-2N include 672 logic elements, 152 user I/O pins, JTAG-based in-system reconfigurability via the ByteBlaster interface, four dedicated fast inputs, multiVolt I/O support for 3.3 V and 5 V interfaces, and a global low-skew clock network. The device uses a continuous SRAM configuration architecture, so it must be configured at every power-up by an external EPROM, an Altera EPC1/EPC1441 configuration device, or a system controller.

Architecturally, FLEX 8000 devices use a Logic Array Block (LAB) structure of 8 logic elements per LAB with shared carry chains and cascade paths, surrounded by a FastTrack Interconnect routing fabric. The embedded memory array holds the configuration bitstream, enabling live reconfiguration but making the part inherently volatile. The 5 V core and I/O operate at commercial temperature grade (0 to 70 °C), with the part produced under the FLEX 8000 family datasheet umbrella.

Typical applications include high-speed bus bridges, peripheral controllers in telecom and networking, industrial machine control glue logic, prototyping for ASIC replacement, and bus-intensive designs such as 32-bit RISC/CISC peripheral glue. The 152 I/O pins accommodate multiple parallel buses in a single device, eliminating external bus-multiplexing logic.

When designing with this part, ensure that configuration is supplied on every power-up using an EPC-series configuration device or microcontroller, and observe 5 V VCCINT and VCCIO decoupling guidelines. The part is EOL/legacy; new designs should consider Cyclone or MAX families.

Drop-in alternatives for EPF8820AQC208-2N — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Variants in this series

Same-series models that are drop-in compatible with EPF8820AQC208-2N (same form factor and footprint) — differing in Configuration Method, Operating Temperature, Process Technology, Usable Gates, Package.

EPF8636AQC208-3

Intel

Operating Temperature: 0C to 70C (Commercial)

Process Technology: CMOS

Usable Gates: Approximately 6,000