Intel

EP20K200EQC208-3 - APEX 20KE 200K Gate FPGA, 208-PQFP | Intel

MPN: EP20K200EQC208-3 ✗ End of Life

In Stock Ships in 1-3 business days

2.5 V (typical, APEX 20KE generation) Vdss 208-BFQFP / PQFP208 (Plastic Quad Flat Pack, gull-wing) Package -3 Speed

From $65 USD / Unit

MOQ: 1 |

Price updated: 2026-09-07

Volume Pricing

Qty	Unit Price	Extended
1	$95	$95.00
10	$88.5	$885.00
100	$78	$7,800.00
250	$72	$18,000.00
500	$65	$32,500.00

ℹ️ All prices are in USD

View Datasheet (PDF) View Alternatives

Quantity

EP20K200EQC208-3 Overview

The Intel (formerly Altera) EP20K200EQC208-3 is a member of the APEX 20KE family of Field Programmable Gate Arrays (FPGAs), delivering up to 200,000 system gates with 8,320 logic elements (LEs) and 106,496 embedded RAM bits in a 208-pin Plastic Quad Flat Pack (PQFP / 208-BFQFP) package. It belongs to the APEX-20KE series of SRAM-based, in-system programmable logic devices that combine look-up-table (LUT) logic with embedded memory and True-LVDS support. The speed grade suffix "-3" places this device in a moderate-performance bin suitable for general-purpose logic integration, glue logic replacement, and bus-interface bridging.

An FPGA (Field Programmable Gate Array) is a semiconductor integrated circuit that can be configured by the customer after manufacturing using a hardware description language (HDL) and a vendor-specific toolchain. FPGAs sit within the broader category of programmable logic devices (PLDs), which historically evolved from simple PALs/GALs to complex CPLDs and then to SRAM-based FPGAs with embedded multipliers, memory blocks, and high-speed transceivers. APEX 20KE is positioned in the programmable-logic hypernymy tree as: FPGA -> SRAM-based FPGA -> LUT-based FPGA -> programmable logic device -> semiconductor IC. Engineers choose APEX 20KE for moderate-density glue-logic, bus bridges, and legacy system upgrades where software/firmware migration to newer families is undesirable.

Key features of the EP20K200EQC208-3 include 136 user I/Os, a 2.5 V core supply (typical for the APEX 20KE generation), MultiVolt I/O support, embedded array blocks (EABs) for memory and DSP-style functions, in-system programmability via the IEEE 1149.1 JTAG interface, and CMOS low-power operation. The "E" suffix designates an enhanced variant that supports True-LVDS and additional I/O standards compared with the original APEX 20K. The "Q" in the package designator denotes a PQFP package, "C208" indicates 208 pins, and "-3" is the speed bin per the Altera/Intel APEX 20KE ordering code convention.

The device uses a CMOS SRAM cell for configuration storage, which means the design must be loaded from an external configuration memory (EPC or compatible flash) at power-up via the Fast Passive Parallel (FPP), Passive Serial (PS), or JTAG configuration scheme. Embedded Array Blocks (EABs) implement dual-port RAM or ROM with widths up to 16 bits, enabling FIFO and lookup-table constructs. MultiVolt I/O allows interfacing with 1.8 V, 2.5 V, 3.3 V, and 5 V devices without external level shifters, which simplifies mixed-voltage board design.

Typical applications for the EP20K200EQC208-3 include telecom line-card glue logic, industrial control interfaces, PCI/PCI-X bus bridges, printer imaging pipelines, network-attached storage controllers, and legacy equipment maintenance where the original APEX 20K design is being re-spun or extended. Its 136 user I/Os are sufficient for parallel buses, memory interfaces, and custom peripheral aggregation. Designers transitioning from APEX 20K to APEX 20KE gain additional I/O standards (LVDS, LVPECL) and improved timing closure without altering the PCB footprint if they stay within the same package.

When designing with this FPGA, ensure the 208-PQFP land pattern is compatible with the chosen PCB library; the "E" variants are footprint-compatible with the original APEX 20K "Q" parts but include additional VREF and I/O-standard pins. Use Quartus II (version 13.0 or earlier; newer Quartus dropped APEX 20KE support) for synthesis, fitting, and timing analysis. Maintain a stable 2.5 V core rail with adequate decoupling (typically 0.1 µF and 10 µF bulk) and isolate configuration signals from noisy I/O traces.

This page synthesizes distributor pricing (as of 2026-09-07), drop-in alternatives from the APEX 20K/20KE family and cross-brand reference data, and practical design notes not found in the standalone manufacturer datasheet PDF.

Drop-in alternatives for EP20K200EQC208-3 — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Variants in this series

Same-series models that are drop-in compatible with EP20K200EQC208-3 (same form factor and footprint) — differing in Speed Grade, Package, Propagation Delay, Series, Core Supply Voltage.

EP20K100EQC208-3N

Altera

Propagation Delay: 2.2 ns

Core Supply Voltage: 1.8 V