Intel

EPM9560RC208-15N - 560-Macrocell MAX 9000 CPLD, 15ns, 208-RQFP

Name: EPM9560RC208-15N - 560-Macrocell MAX 9000 CPLD, 15ns, 208-RQFP
Brand: Intel
SKU: EPM9560RC208-15N
Price: 19.85 USD
Availability: InStock

MPN: EPM9560RC208-15N ⚠ Last Time Buy

In Stock Ships in 1-3 business days

5.0 V Vdss 208-pin RQFP (Power Quad Flat Pack) Package 117.6 MHz Speed CMOS EEPROM (non-volatile) Memory

From $19.85 USD / Unit

MOQ: 1 |

Price updated: 2026-09-13

Volume Pricing

Qty	Unit Price	Extended
1	$38.5	$38.50
10	$34.2	$342.00
100	$28.95	$2,895.00
500	$24.1	$12,050.00
1,000	$19.85	$19,850.00

ℹ️ All prices are in USD

View Datasheet (PDF) View Alternatives

Quantity

EPM9560RC208-15N Overview

The Intel (formerly Altera) EPM9560RC208-15N is a high-density CMOS EEPROM-based Complex Programmable Logic Device (CPLD) from the MAX 9000 family, offering 12,000 usable gates and 560 macrocells in a 208-pin RQFP package. It is built on the third-generation Multiple Array MatriX (MAX) architecture and supports 5.0-V in-system programmability (ISP) through a built-in IEEE Std. 1149.1 JTAG interface. The -15 speed grade corresponds to a 15 ns pin-to-pin logic delay, enabling a maximum internal operating frequency of approximately 117.6 MHz in pipelined designs.

A Complex Programmable Logic Device (CPLD) is a non-volatile, instantly-on programmable logic IC that sits between small SPLDs/PLDs and large FPGAs in the programmable logic taxonomy (SPLD -> CPLD -> FPGA -> programmable logic -> semiconductor). CPLDs are characterized by deterministic timing (predictable, fixed propagation delays), low static power consumption, and flash/EEPROM-based configuration that retains the bitstream without an external boot memory, making them ideal for glue logic, bus interfacing, power-up sequencing, and high-speed control planes. The MAX architecture arranges macrocells in Logic Array Blocks (LABs) interconnected by a programmable switch matrix called the Programmable Interconnect Array (PIA), giving the EPM9560 family its signature combination of high I/O count and predictable timing.

Key features of the EPM9560RC208-15N include 560 macrocells, 212 user I/O pins (in this 208-RQFP variant), a 15 ns tPD (pin-to-pin delay), 117.6 MHz maximum internal frequency, 5.0 V core operation, and JTAG/IEEE 1149.1 boundary-scan test support. The device is offered in a 208-pin Power Quad Flat Pack (RQFP/BQFP) package suitable for socketed or surface-mount legacy designs, with pin counts up to 304 available in the broader MAX 9560 family.

Architecturally, the EPM9560RC208-15N uses EEPROM configuration memory to retain the user logic across power cycles, removing the need for an external configuration PROM. Its deterministic timing model simplifies worst-case static timing analysis in safety-critical and industrial control applications. The 5.0-V tolerant I/O is directly compatible with TTL and CMOS logic families widely used in legacy industrial designs, telecom infrastructure, and military/aerospace subsystems.

Typical applications for the EPM9560RC208-15N include high-speed address decoding and bus interfacing, glue logic for microprocessor/DSP systems, peripheral controllers in industrial automation, telecom backplane bridging, and legacy ASIC/small-FPGA replacement. The 15 ns speed grade suits designs where predictable sub-20 ns timing closure is required without the complexity and boot time of an FPGA.

When designing with this device, confirm that your tool flow targets the legacy MAX+PLUS II or Quartus MAX 9000 device support library; the bitstream is incompatible with newer MAX II/MAX V CPLDs. JTAG programming via the ByteBlasterMV or USB-Blaster download cable is recommended for production programming. Note that the MAX 9000 family is mature/EOL - design for long-life-cycle availability before committing to a new design.

This page synthesizes distributor pricing, drop-in alternatives, and practical design notes not found on the manufacturer product page alone.

Drop-in alternatives for EPM9560RC208-15N — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Variants in this series

Same-series models that are drop-in compatible with EPM9560RC208-15N (same form factor and footprint) — differing in Package, Speed Grade, User I/O Pins, In-System Programmability, Usable Gates.

EPM9480RC208-15N

Altera

Package: 208-pin RQFP

In-System Programmability: Yes (ISP via JTAG)

Usable Gates: 10,000