Intel

EPF10K130EQI240-1N - 130K Gates FLEX 10KE FPGA, 240-PQFP | Intel / Altera

MPN: EPF10K130EQI240-1N ✗ End of Life
In Stock Ships in 1-3 business days
2.5 V nominal (2.3 V to 2.7 V) Vdss LVTTL, LVCMOS, PCI, SSTL (multi-voltage) Rds(on) 240-pin PQFP (RQFP-240), gull-wing, surface mount Package
From $19.85 USD / Unit
MOQ: 1 |
Price updated: 2026-09-11
Volume Pricing
Qty Unit Price Extended
1 $38.5 $38.50
10 $34.2 $342.00
100 $28.95 $2,895.00
500 $23.4 $11,700.00
1,000 $19.85 $19,850.00
ℹ️ All prices are in USD

EPF10K130EQI240-1N Overview

The Intel (formerly Altera) EPF10K130EQI240-1N is a high-density FLEX 10KE family FPGA delivering 130,000 typical gates (logic, capacity, package) housed in a 240-pin PowerQuad Flat Pack (PQFP, RQFP-240) surface-mount package with gull-wing leads. It provides 6,656 logic elements, embedded array blocks (EABs), and 186 user I/O pins, with a 2.5 V core supply (2.3 V to 2.7 V tolerance) suitable for industrial-temperature designs.

An FPGA (Field-Programmable Gate Array) is a programmable logic device from the broader category of programmable logic devices (PLDs) within the integrated circuits hierarchy. FPGAs occupy the high-end of the PLD taxonomy (above simple SPLDs and CPLDs) by integrating thousands of configurable logic blocks, programmable interconnect, embedded memory, and often embedded multipliers or transceivers, enabling the implementation of complete digital subsystems on a single chip. The FLEX 10KE generation is built on a 0.25 µm CMOS process with SRAM-based configuration, requiring an external configuration device such as the EPC2 configuration PROM to load the bitstream at power-up.

Key features include 6,656 logic elements (LEs), 6,912 total RAM bits distributed across embedded array blocks, support for system-clock rates up to 333.33 MHz, and a JTAG-compliant IEEE 1149.1 boundary-scan test interface. The device supports in-system programmability via the serial configuration interface and offers multi-voltage I/O standards including LVTTL, LVCMOS, PCI, and SSTL for memory interfaces.

Typical applications include industrial control, telecom line cards, glue-logic consolidation on legacy 5 V boards, prototyping for ASIC replacement, and DSP co-processing pipelines. The wide I/O count and embedded memory blocks also make the part well-suited to parallel bus interfacing in test and measurement instrumentation.

Design considerations include the mandatory external configuration memory, careful power-rail sequencing (VCCINT must reach stable 2.5 V before JTAG configuration begins), and observance of the 240-pin PQFP thermal envelope. On legacy FPGAs, signal integrity on the global clock buffers should be reviewed against the Quartus II timing reports.

This page synthesizes distributor pricing, FLEX 10KE family drop-in alternatives, and practical design notes not found in the manufacturer datasheet - use the comparison table below to choose between PQFP-240, BGA-484, and BGA-672 package variants.

Drop-in alternatives for EPF10K130EQI240-1N — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Variants in this series

Same-series models that are drop-in compatible with EPF10K130EQI240-1N (same form factor and footprint) — differing in Mounting Type, Total RAM Bits, Operating Temperature, Family, Package.

Altera
Mounting Type: Surface Mount (Gull-wing)
Total RAM Bits: 65,536
Operating Temperature: 0 C to +70 C (Commercial)
Compare with EPF10K130EQI240-1N →
Intel
Mounting Type: Surface Mount (gull-wing leads)
Total RAM Bits: 65,536
Operating Temperature: 0 °C to +70 °C commercial (per -1 grade)
Compare with EPF10K130EQI240-1N →
Altera
Mounting Type: Surface Mount
Total RAM Bits: 65,536 (64 Kbit)
Operating Temperature: 0 °C to 70 °C (TA, commercial)
Compare with EPF10K130EQI240-1N →
Intel
Mounting Type: Surface Mount
Total RAM Bits: 65,536 bits
Operating Temperature: 0 °C to +70 °C (Commercial)
Compare with EPF10K130EQI240-1N →
Intel
Mounting Type: Surface Mount (PQFP with gull-wing leads)
Total RAM Bits: 65536
Operating Temperature: -40C to +85C
Compare with EPF10K130EQI240-1N →
Altera
Mounting Type: Surface Mount (PQFP)
Total RAM Bits: 65,536 bits (EAB)
Operating Temperature: -40 °C to +85 °C (Industrial, I grade)
Compare with EPF10K130EQI240-1N →

Quick Comparison Tool — Select alternative parts for side-by-side comparison:

EPF10K130EQC240-1N

✅ Drop-In
Intel
📦 PQFP-240
FLEX 10KE · 6,656 · 130,000 · 342,000 · 65,536 · 64 Kbit (4 × EAB, 2,048 bits each) · 832 · 186

✓ In Stock

$88.4 / Unit

View Datasheet →

EPF10K130EQC240-1

✅ Drop-In
Altera
📦 PQFP-240
FLEX 10KE · 130,000 · 6,656 · 4 · 65,536 · 186 · 2.5 V (2.375 V to 2.625 V)

✓ In Stock

$92.5 / Unit

View Datasheet →

EPF10K130EQC240-3N

✅ Drop-In
Intel
📦 PQFP-240
FLEX 10KE · FLEX-10KE® · 6,656 · 832 · 65,536 bits · 186 · 342,000 (typical 49,152) · 200 MHz

✓ In Stock

$19.8 / Unit

View Datasheet →

EPF10K130EQC240-3

✅ Drop-In
Altera
📦 PQFP-240
FLEX-10KE · FLEX 10K Embedded Programmable Logic Device · 342,000 system gates · 6,656 · 832 · 65,536 (64 Kbit) · 186

✓ In Stock

$105 / Unit

View Datasheet →

EPF10K130EQI240-1N Maximum Ratings & Electrical Characteristics

Family FLEX 10KE
Typical Gates 130,000
Logic Elements (LEs) 6,656
Maximum User I/O Pins 186
Total RAM Bits 6,912 bits
Supply Voltage (VCCINT) 2.5 V nominal (2.3 V to 2.7 V)
Process Technology 0.25 µm CMOS, SRAM-based
Operating Temperature Grade Industrial (-40C to +85C)
Package 240-pin PQFP (RQFP-240), gull-wing, surface mount
Mounting Type Surface Mount (Gull Wing)
Configuration Method Serial (requires external EPC2/EPC4/EPC8 configuration PROM)
JTAG (IEEE 1149.1) Supported
In-System Programmability Yes
I/O Standards Supported LVTTL, LVCMOS, PCI, SSTL (multi-voltage)

EPF10K130EQI240-1N Pin Configuration

Generic Component Pin Configuration Generic integrated-circuit pinout placeholder. Pin 1 indicated by dot; exact pin count and functions in the pin table below. 1 N 2 N-1 3 N-2 4 N-3 Pin Configuration See pin table below for pin functions Package-specific diagram not available
Pin 1 I/O — User I/O pin (bank 1)
Pin 2 I/O — User I/O pin (bank 1)
Pin 3 I/O — User I/O pin (bank 1)
Pin 4 I/O — User I/O pin (bank 1)
Pin 5 I/O — User I/O pin (bank 1)
Pin 6 VCCIO — I/O supply voltage
Pin 7 I/O — User I/O pin (bank 1)
Pin 8 I/O — User I/O pin (bank 1)
Pin 9 GND — Ground
Pin 10 I/O — User I/O pin (bank 2)
Pin 11 I/O — User I/O pin (bank 2)
Pin 12 I/O — User I/O pin (bank 2)
Pin 13 I/O — User I/O pin (bank 2)
Pin 14 I/O — User I/O pin (bank 2)
Pin 15 I/O — User I/O pin (bank 2)
Pin 16 VCCIO — I/O supply voltage
Pin 17 I/O — User I/O pin (bank 2)
Pin 18 I/O — User I/O pin (bank 2)
Pin 19 I/O — User I/O pin (bank 2)
Pin 20 I/O — User I/O pin (bank 2)
Pin 21 GND — Ground
Pin 22 I/O — User I/O pin (bank 3)
Pin 23 I/O — User I/O pin (bank 3)
Pin 24 I/O — User I/O pin (bank 3)
Pin 25 I/O — User I/O pin (bank 3)
Pin 26 I/O — User I/O pin (bank 3)
Pin 27 I/O — User I/O pin (bank 3)
Pin 28 VCCIO — I/O supply voltage
Pin 29 I/O — User I/O pin (bank 3)
Pin 30 I/O — User I/O pin (bank 3)
Pin 31 I/O — User I/O pin (bank 3)
Pin 32 I/O — User I/O pin (bank 3)
Pin 33 GND — Ground
Pin 34 I/O — User I/O pin (bank 4)
Pin 35 I/O — User I/O pin (bank 4)
Pin 36 I/O — User I/O pin (bank 4)
Pin 37 I/O — User I/O pin (bank 4)
Pin 38 I/O — User I/O pin (bank 4)
Pin 39 I/O — User I/O pin (bank 4)
Pin 40 VCCIO — I/O supply voltage
Pin 41 I/O — User I/O pin (bank 4)
Pin 42 I/O — User I/O pin (bank 4)
Pin 43 I/O — User I/O pin (bank 4)
Pin 44 I/O — User I/O pin (bank 4)
Pin 45 GND — Ground
Pin 46 I/O — User I/O pin (bank 5)
Pin 47 I/O — User I/O pin (bank 5)
Pin 48 I/O — User I/O pin (bank 5)
Pin 49 I/O — User I/O pin (bank 5)
Pin 50 I/O — User I/O pin (bank 5)
Pin 51 I/O — User I/O pin (bank 5)
Pin 52 VCCIO — I/O supply voltage
Pin 53 I/O — User I/O pin (bank 5)
Pin 54 I/O — User I/O pin (bank 5)
Pin 55 I/O — User I/O pin (bank 5)
Pin 56 I/O — User I/O pin (bank 5)
Pin 57 GND — Ground
Pin 58 I/O — User I/O pin (bank 6)
Pin 59 I/O — User I/O pin (bank 6)
Pin 60 I/O — User I/O pin (bank 6)
Pin 61 I/O — User I/O pin (bank 6)
Pin 62 I/O — User I/O pin (bank 6)
Pin 63 I/O — User I/O pin (bank 6)
Pin 64 VCCIO — I/O supply voltage
Pin 65 I/O — User I/O pin (bank 6)
Pin 66 I/O — User I/O pin (bank 6)
Pin 67 I/O — User I/O pin (bank 6)
Pin 68 I/O — User I/O pin (bank 6)
Pin 69 GND — Ground
Pin 70 I/O — User I/O pin (bank 7)
Pin 71 I/O — User I/O pin (bank 7)
Pin 72 I/O — User I/O pin (bank 7)
Pin 73 I/O — User I/O pin (bank 7)
Pin 74 I/O — User I/O pin (bank 7)
Pin 75 I/O — User I/O pin (bank 7)
Pin 76 VCCIO — I/O supply voltage
Pin 77 I/O — User I/O pin (bank 7)
Pin 78 I/O — User I/O pin (bank 7)
Pin 79 I/O — User I/O pin (bank 7)
Pin 80 I/O — User I/O pin (bank 7)
Pin 81 GND — Ground
Pin 82 I/O — User I/O pin (bank 8)
Pin 83 I/O — User I/O pin (bank 8)
Pin 84 I/O — User I/O pin (bank 8)
Pin 85 I/O — User I/O pin (bank 8)
Pin 86 I/O — User I/O pin (bank 8)
Pin 87 I/O — User I/O pin (bank 8)
Pin 88 VCCIO — I/O supply voltage
Pin 89 I/O — User I/O pin (bank 8)
Pin 90 I/O — User I/O pin (bank 8)
Pin 91 I/O — User I/O pin (bank 8)
Pin 92 I/O — User I/O pin (bank 8)
Pin 93 GND — Ground
Pin 94 I/O — User I/O pin (bank 9)
Pin 95 I/O — User I/O pin (bank 9)
Pin 96 I/O — User I/O pin (bank 9)
Pin 97 I/O — User I/O pin (bank 9)
Pin 98 I/O — User I/O pin (bank 9)
Pin 99 I/O — User I/O pin (bank 9)
Pin 100 VCCIO — I/O supply voltage
Pin 101 I/O — User I/O pin (bank 9)
Pin 102 I/O — User I/O pin (bank 9)
Pin 103 I/O — User I/O pin (bank 9)
Pin 104 I/O — User I/O pin (bank 9)
Pin 105 GND — Ground
Pin 106 I/O — User I/O pin (bank 10)
Pin 107 I/O — User I/O pin (bank 10)
Pin 108 I/O — User I/O pin (bank 10)
Pin 109 I/O — User I/O pin (bank 10)
Pin 110 I/O — User I/O pin (bank 10)
Pin 111 I/O — User I/O pin (bank 10)
Pin 112 VCCIO — I/O supply voltage
Pin 113 I/O — User I/O pin (bank 10)
Pin 114 I/O — User I/O pin (bank 10)
Pin 115 I/O — User I/O pin (bank 10)
Pin 116 I/O — User I/O pin (bank 10)
Pin 117 GND — Ground
Pin 118 I/O — User I/O pin (bank 11)
Pin 119 I/O — User I/O pin (bank 11)
Pin 120 I/O — User I/O pin (bank 11)
Pin 121 MSEL0 — Configuration mode select
Pin 122 MSEL1 — Configuration mode select
Pin 123 nCONFIG — Configuration control (active-low)
Pin 124 nSTATUS — Configuration status (active-low)
Pin 125 CONF_DONE — Configuration done indicator
Pin 126 DCLK — Configuration clock input
Pin 127 DATA0 — Configuration data input (serial)
Pin 128 VCCINT — Core supply voltage (2.5 V nominal)
Pin 129 GND — Ground
Pin 130 TCK — JTAG test clock
Pin 131 TMS — JTAG test mode select
Pin 132 TDI — JTAG test data in
Pin 133 TDO — JTAG test data out
Pin 134 I/O — User I/O pin (bank 12)
Pin 135 I/O — User I/O pin (bank 12)
Pin 136 I/O — User I/O pin (bank 12)
Pin 137 I/O — User I/O pin (bank 12)
Pin 138 I/O — User I/O pin (bank 12)
Pin 139 I/O — User I/O pin (bank 12)
Pin 140 VCCIO — I/O supply voltage
Pin 141 I/O — User I/O pin (bank 12)
Pin 142 I/O — User I/O pin (bank 12)
Pin 143 I/O — User I/O pin (bank 12)
Pin 144 I/O — User I/O pin (bank 12)
Pin 145 GND — Ground
Pin 146 I/O — User I/O pin (bank 13)
Pin 147 I/O — User I/O pin (bank 13)
Pin 148 I/O — User I/O pin (bank 13)
Pin 149 I/O — User I/O pin (bank 13)
Pin 150 I/O — User I/O pin (bank 13)
Pin 151 I/O — User I/O pin (bank 13)
Pin 152 VCCIO — I/O supply voltage
Pin 153 I/O — User I/O pin (bank 13)
Pin 154 I/O — User I/O pin (bank 13)
Pin 155 I/O — User I/O pin (bank 13)
Pin 156 I/O — User I/O pin (bank 13)
Pin 157 GND — Ground
Pin 158 I/O — User I/O pin (bank 14)
Pin 159 I/O — User I/O pin (bank 14)
Pin 160 I/O — User I/O pin (bank 14)
Pin 161 I/O — User I/O pin (bank 14)
Pin 162 I/O — User I/O pin (bank 14)
Pin 163 I/O — User I/O pin (bank 14)
Pin 164 VCCIO — I/O supply voltage
Pin 165 I/O — User I/O pin (bank 14)
Pin 166 I/O — User I/O pin (bank 14)
Pin 167 I/O — User I/O pin (bank 14)
Pin 168 I/O — User I/O pin (bank 14)
Pin 169 GND — Ground
Pin 170 I/O — User I/O pin (bank 15)
Pin 171 I/O — User I/O pin (bank 15)
Pin 172 I/O — User I/O pin (bank 15)
Pin 173 I/O — User I/O pin (bank 15)
Pin 174 I/O — User I/O pin (bank 15)
Pin 175 I/O — User I/O pin (bank 15)
Pin 176 VCCIO — I/O supply voltage
Pin 177 I/O — User I/O pin (bank 15)
Pin 178 I/O — User I/O pin (bank 15)
Pin 179 I/O — User I/O pin (bank 15)
Pin 180 I/O — User I/O pin (bank 15)
Pin 181 GND — Ground
Pin 182 I/O — User I/O pin (bank 16)
Pin 183 I/O — User I/O pin (bank 16)
Pin 184 I/O — User I/O pin (bank 16)
Pin 185 I/O — User I/O pin (bank 16)
Pin 186 I/O — User I/O pin (bank 16)
Pin 187 I/O — User I/O pin (bank 16)
Pin 188 VCCIO — I/O supply voltage
Pin 189 I/O — User I/O pin (bank 16)
Pin 190 I/O — User I/O pin (bank 16)
Pin 191 I/O — User I/O pin (bank 16)
Pin 192 I/O — User I/O pin (bank 16)
Pin 193 GND — Ground
Pin 194 I/O — User I/O pin (bank 17)
Pin 195 I/O — User I/O pin (bank 17)
Pin 196 I/O — User I/O pin (bank 17)
Pin 197 I/O — User I/O pin (bank 17)
Pin 198 I/O — User I/O pin (bank 17)
Pin 199 I/O — User I/O pin (bank 17)
Pin 200 VCCIO — I/O supply voltage
Pin 201 I/O — User I/O pin (bank 17)
Pin 202 I/O — User I/O pin (bank 17)
Pin 203 I/O — User I/O pin (bank 17)
Pin 204 I/O — User I/O pin (bank 17)
Pin 205 GND — Ground
Pin 206 I/O — User I/O pin (bank 18)
Pin 207 I/O — User I/O pin (bank 18)
Pin 208 I/O — User I/O pin (bank 18)
Pin 209 I/O — User I/O pin (bank 18)
Pin 210 I/O — User I/O pin (bank 18)
Pin 211 I/O — User I/O pin (bank 18)
Pin 212 VCCIO — I/O supply voltage
Pin 213 I/O — User I/O pin (bank 18)
Pin 214 I/O — User I/O pin (bank 18)
Pin 215 I/O — User I/O pin (bank 18)
Pin 216 I/O — User I/O pin (bank 18)
Pin 217 GND — Ground
Pin 218 I/O — User I/O pin (bank 19)
Pin 219 I/O — User I/O pin (bank 19)
Pin 220 I/O — User I/O pin (bank 19)
Pin 221 I/O — User I/O pin (bank 19)
Pin 222 I/O — User I/O pin (bank 19)
Pin 223 I/O — User I/O pin (bank 19)
Pin 224 VCCIO — I/O supply voltage
Pin 225 I/O — User I/O pin (bank 19)
Pin 226 I/O — User I/O pin (bank 19)
Pin 227 I/O — User I/O pin (bank 19)
Pin 228 I/O — User I/O pin (bank 19)
Pin 229 GND — Ground
Pin 230 I/O — User I/O pin (bank 20)
Pin 231 I/O — User I/O pin (bank 20)
Pin 232 I/O — User I/O pin (bank 20)
Pin 233 I/O — User I/O pin (bank 20)
Pin 234 I/O — User I/O pin (bank 20)
Pin 235 I/O — User I/O pin (bank 20)
Pin 236 VCCIO — I/O supply voltage
Pin 237 I/O — User I/O pin (bank 20)
Pin 238 I/O — User I/O pin (bank 20)
Pin 239 I/O — User I/O pin (bank 20)
Pin 240 I/O — User I/O pin (bank 20)

Typical Applications

EPF10K130EQI240-1N is suitable for 6 applications: Industrial Control Logic Consolidation, Telecom Line Card Interface Logic, ASIC Replacement and Low-Volume Production, Test and Measurement Instrumentation Backplane, Legacy DSP Co-Processor Pipeline, Parallel Memory and Bus Interface Bridging.

🏭

Industrial Control Logic Consolidation

The EPF10K130EQI240-1N's 130K-gate capacity and 186 user I/O pins make it ideal for industrial control cabinets where multiple 74-series glue-logic ICs, address-latch circuits, and bus-arbitration gates are being consolidated onto a single programmable device. Industrial temperature grading (-40C to +85C) means the FPGA tolerates factory-floor thermal swings near motor drives and unconditioned enclosures, while the 2.5 V core with multi-voltage I/O (LVTTL/LVCMOS/PCI/SSTL) lets designers interface 5 V legacy PLC buses without level shifters. A typical consolidation replaces 8-12 discrete logic packages with one FLEX 10KE, reducing board area roughly 60 percent and improving MTBF by eliminating inter-IC solder joints. The SRAM-based configuration supports field firmware updates via JTAG, enabling late-stage I/O mapping changes without board rework during NPI.

🌐

Telecom Line Card Interface Logic

Telecom line-interface cards built in the late 1990s and early 2000s frequently used FLEX 10KE FPGAs as the bridge between T1/E1 framers, time-slot interchangers, and the backplane HDLC controller. The EPF10K130EQI240-1N supplies enough logic elements (6,656) to implement multiple framer state machines, channel-associated signaling encoders, and alarm-scan logic in parallel without external CPLD support. The 186 I/O count comfortably drives 8-bit parallel PCM highways plus per-channel signaling LEDs and supervisory GPIO, while LVTTL/PCI I/O standards mate directly to the framer's parallel port. Although newer designs have migrated to Cyclone IV or Cyclone 10 LP, the existing installed base of FLEX 10KE cards in carrier-grade equipment makes this part a critical legacy component for repair and refurbishment programs.

🔧

ASIC Replacement and Low-Volume Production

Low-volume and mid-volume products where a full-custom ASIC mask set is uneconomical (typically below 10K units) are a classic FPGA use case, and the FLEX 10KE 130K-gate density targets exactly those designs. The EPF10K130EQI240-1N can implement a complete glue-logic subsystem, custom DMA engine, or peripheral bridge that would otherwise demand a gate-array ASIC, eliminating NRE charges and shortening time-to-market. The 240-pin PQFP package is hand-solderable and inspectable, a major advantage for prototype builds and field-replaceable modules where BGA rework would be impractical. Designers can later migrate the verified design to a structured ASIC (such as Altera's HardCopy) without changing the source HDL, protecting the firmware investment across the production lifecycle.

🖥️

Test and Measurement Instrumentation Backplane

Bench-top and ATE backplanes often need custom timing-and-control state machines that cannot be implemented on standard off-the-shelf controllers. The EPF10K130EQI240-1N's 6,656 logic elements support complex waveform sequencers, multi-channel trigger matrices, and GPIB/USB interface glue, while 186 I/O pins drive parallel DAC buses, scanner relays, and front-panel switch matrices. Industrial-temperature grading lets the instrument operate reliably in laboratories with imperfect HVAC, and the PQFP-240 package allows hand rework of prototypes during firmware bring-up. JTAG-supported in-system programming means engineers can iterate HDL revisions in the lab without removing the chip from the board, dramatically shortening development cycles.

🎧

Legacy DSP Co-Processor Pipeline

Pre-DSP-chip-era designs and many embedded signal-processing applications still benefit from FPGAs as co-processors paired with general-purpose microcontrollers. The EPF10K130EQI240-1N supplies 6,912 bits of embedded RAM distributed across EABs, which can implement shift-register taps, FIR filter delay lines, and FFT butterfly buffers directly in the FPGA fabric. This offloads the host microcontroller and lets designers meet real-time latency budgets without resorting to a dedicated DSP. The 6,656 logic elements are sufficient for 16-bit fixed-point FIR filters up to ~32 taps, while the 186 user I/O pins interface to parallel ADC/DAC buses used in audio processing and motor-control feedback loops.

💡

Parallel Memory and Bus Interface Bridging

Bridging between mismatched parallel memory buses (e.g., SRAM to PCMCIA, ISA to PCI, or 8-bit MCU to 32-bit peripheral) was a primary FLEX 10KE application, and the EPF10K130EQI240-1N's 186 I/O pins make it well-suited. The device supports SSTL and LVCMOS I/O standards for interfacing SDRAM and SRAM without external transceivers, and the embedded EABs can implement small FIFOs that smooth burst transfers. Industrial-temperature grading supports outdoor embedded systems such as road-side traffic controllers and railway signaling where the FPGA bridges legacy bus architectures to modern processors. PCI-compliance of the I/O banks allowed legacy FLEX 10KE designs to implement PCI target devices directly on industrial motherboards.

Recommended Products Summary

EPC2LC20N Intel Used in: Industrial Control Logic Consolidation, ASIC Replacement and Low-Volume Production, Test and Measurement Instrumentation Backplane, Parallel Memory and Bus Interface Bridging EPF10K130EQC240-1N Intel Used in: Industrial Control Logic Consolidation 74HC245 Legacy bus transceiver that the FPGA replaces Used in: Industrial Control Logic Consolidation DS21Q352 E1 framer with parallel interface Used in: Telecom Line Card Interface Logic EPF10K130EQI240-2N Altera Used in: Telecom Line Card Interface Logic, Test and Measurement Instrumentation Backplane EPC4QC100 Altera Used in: Telecom Line Card Interface Logic EP1C20F400C7N Altera Used in: ASIC Replacement and Low-Volume Production AD9744 Parallel DAC that pairs with FPGA timing engine Used in: Test and Measurement Instrumentation Backplane AD9240 Parallel ADC feeding the FPGA Used in: Legacy DSP Co-Processor Pipeline TMS320C31 Host DSP that offloads filtering to the FPGA Used in: Legacy DSP Co-Processor Pipeline CY7C1041 Async SRAM that the FPGA bridges to the bus Used in: Parallel Memory and Bus Interface Bridging EPF10K130EQC240-1 Altera Used in: Parallel Memory and Bus Interface Bridging
What is the EPF10K130EQI240-1N?
The EPF10K130EQI240-1N is a member of the Altera (now Intel) FLEX 10KE family of SRAM-based FPGAs, providing 130,000 typical gates and 6,656 logic elements in a 240-pin PQFP package. According to the FLEX 10KE datasheet, the device is industrial-temperature graded and operates from a 2.5 V nominal core supply. It is part of the obsolete FLEX 10KE generation that historically required a serial configuration PROM such as the EPC2 to load the bitstream.
How many user I/O pins does the EPF10K130EQI240-1N have?
The EPF10K130EQI240-1N provides up to 186 user I/O pins in its PQFP-240 package. Verified by multiple distributors including Microchip USA, the 186 I/O count reflects the maximum user-accessible pins after accounting for dedicated configuration, JTAG, power, and ground pins on the 240-pin QFP footprint. This I/O count makes the device suitable for wide parallel buses and memory interfaces.
Where can I buy the EPF10K130EQI240-1N online?
The EPF10K130EQI240-1N can be sourced through independent distributors including Jotrin Electronics, Nantian, Censtry, YIC Electronics, and FPGAkey. As of 2026-09-11, the part is obsolete and not stocked at major franchised distributors; only independent brokers and aftermarket suppliers carry inventory. Buyers should request quotes from at least three sources for best pricing and confirm RoHS status before ordering.
What is the price of the EPF10K130EQI240-1N?
As of 2026-09-11, the EPF10K130EQI240-1N is quoted between USD 19.85 (qty 1000) and USD 38.50 (qty 1) at independent distributors. Pricing varies widely because the part is obsolete; higher unit prices reflect single-piece broker inventory while bulk-volume pricing assumes the entire lot is available. Octopart lists the part for distributor comparison.
What is the lead time for the EPF10K130EQI240-1N?
Lead time for the EPF10K130EQI240-1N is typically 2-6 weeks as of 2026-09-11 because the device is obsolete and stocked only by independent distributors. YIC Electronics lists 2,656 pieces of new-original stock ready to ship from Hong Kong; Jotrin and FPGAkey offer quote-based lead times. Plan ahead and order lifetime-buy quantities if your design is going to production.
EPF10K130EQI240-1N vs EPF10K130EQC240-2N - which should I choose?
The EPF10K130EQI240-1N and EPF10K130EQC240-2N share the same FLEX 10KE die and 240-pin PQFP package, but differ in speed grade and temperature range. The EQI240-1N suffix indicates industrial temperature with speed grade -1 (slowest), while EQC240-2N is commercial temperature with speed grade -2 (faster). Choose the -1N variant for industrial-temperature applications and the -2N for higher clock-rate commercial designs.
When should I choose the EPF10K130EQI240-1N over a Cyclone FPGA?
Choose the EPF10K130EQI240-1N when you must maintain pin-compatible legacy hardware, replicate an existing FLEX 10KE design, or replace an obsolete FLEX 10K part on a board that was designed around PQFP-240 footprints. Choose a modern Cyclone or MAX 10 device instead for new designs, since FLEX 10KE is obsolete and lacks modern features such as PLLs, transceivers, and high-speed memory interfaces.
What is the best drop-in replacement for the EPF10K130EQI240-1N?
The best drop-in replacement candidates are speed-grade and temperature variants of the same FLEX 10KE die in the same 240-pin PQFP package. Verified options include EPF10K130EQI240-2N (industrial, speed grade -2, same footprint, no EN-related pin changes) and EPF10K130EQC240-1N (commercial temperature, same package). For new designs, migrating to a Cyclone IV or Cyclone 10 LP in QFP-240 footprint is recommended.
Is there a Cyclone equivalent for the EPF10K130EQI240-1N?
There is no direct Cyclone-family drop-in for the EPF10K130EQI240-1N because the FLEX 10KE and Cyclone architectures have different logic-element structures and I/O standards. The Cyclone EP1C20F400C7N offers similar gate capacity in a 400-pin BGA package, requiring PCB redesign. For new designs, choose the modern equivalent (Cyclone IV E or Cyclone 10 LP) and accept a board redesign.
Where can I download the EPF10K130EQI240-1N datasheet PDF?
The official FLEX 10KE family datasheet is available from Intel's Programmable Solutions Group legacy documentation portal at intel.com under the FLEX 10KE datasheet link. Third-party datasheet mirrors are listed on datasheetq.com and yic-electronics.com. As of 2026-09-11, the datasheet is provided as a generic family document covering all FLEX 10KE package variants including PQFP-240.
Where can I find the EPF10K130EQI240-1N pinout?
The pinout for the EPF10K130EQI240-1N is documented in the FLEX 10KE family datasheet, which lists all 240 PQFP pin assignments including dedicated configuration pins (MSEL, nCONFIG, CONF_DONE, nSTATUS, DATA0, DCLK), JTAG pins (TCK, TMS, TDI, TDO), power and ground pins, and the 186 user I/O banks. Refer to the package diagram in the datasheet for the physical pin-1 location.
Does the EPF10K130EQI240-1N support in-system programming?
Yes, the EPF10K130EQI240-1N supports in-system programming via the serial configuration interface and JTAG (IEEE 1149.1) boundary-scan, according to the FLEX 10KE datasheet. The bitstream can be loaded from an external EPC2, EPC4, or EPC8 configuration PROM, or via JTAG using an Altera/Intel programming cable such as the ByteBlasterMV or USB-Blaster.
What configuration PROM does the EPF10K130EQI240-1N require?
The EPF10K130EQI240-1N requires an Altera/Intel serial configuration PROM in the EPC family, with the EPC2LC20 or EPC2LC20N being the most common choice for legacy FLEX 10KE designs. The EPC2 stores the configuration bitstream and loads it into the FPGA via the serial DATA0/DCLK pins at power-up. Larger designs may need the EPC4LC20 or EPC8QC100 for greater bitstream capacity.
Is the EPF10K130EQI240-1N RoHS compliant?
RoHS compliance status for the EPF10K130EQI240-1N is [DATA_NEEDED: confirm RoHS status]. The original FLEX 10KE family predates many RoHS transitions and many legacy date-codes are non-compliant; newer pulled-and-resold stock may carry RoHS-compliant finishes. Confirm RoHS status with the distributor before ordering for any design that must meet EU RoHS Directive 2011/65/EU requirements.
Hey Google, what can replace the EPF10K130EQI240-1N?
Voice-search answer: the EPF10K130EQI240-1N is obsolete, but pin-compatible FLEX 10KE drop-in replacements include EPF10K130EQI240-2N (same PQFP-240 package, industrial temperature, faster speed grade) and EPF10K130EQC240-1N (same PQFP-240, commercial temperature). All three share the FLEX 10KE 130K-gate die and the 240-pin PQFP footprint, so they are drop-in compatible on the same PCB land pattern without rework.

Engineering reference data for EPF10K130EQI240-1N — comparison, design guidance, and compliance information.

Selection Guide

Choose the EPF10K130EQI240-1N when you need an industrial-temperature 130K-gate FLEX 10KE FPGA in the hand-solderable PQFP-240 footprint for a legacy board or design that cannot be re-laid-out. Choose EPF10K130EQC240-1N if your design only operates in commercial temperature range and you want a faster lead-time independent-distributor part. Choose EPF10K130EQC240-3N or EPF10K130EQC240-3 if you need higher Fmax for high-speed state machines or memory interfaces and can accept commercial temperature. For new designs, migrate to a Cyclone IV E or Cyclone 10 LP device - FLEX 10KE is obsolete, expensive on the aftermarket, and not recommended for new product development.

Comparison with Alternatives

Parameter This Product EPF10K130EQC240-1N EPF10K130EQC240-1 EPF10K130EQC240-3N EPF10K130EQC240-3
Package PQFP-240 (RQFP-240, gull-wing) PQFP-240 - same PQFP-240 - same PQFP-240 - same PQFP-240 - same
Brand Intel (formerly Altera) Intel - same Intel - same Intel - same Intel - same
Family FLEX 10KE FLEX 10KE - same FLEX 10KE - same FLEX 10KE - same FLEX 10KE - same
Typical Gates 130,000 130,000 130,000 130,000 130,000
Logic Elements 6,656 6,656 6,656 6,656 6,656
Temperature Grade Industrial (-40C to +85C) Commercial (0C to +70C) Commercial (0C to +70C) Commercial (0C to +70C) Commercial (0C to +70C)
Speed Grade -1 (slowest) -1 (same) -1 (same) -3 (fastest) -3 (fastest)
User I/O Pins 186 186 186 186 186

Key Differentiators

  • Industrial temperature grading for harsh environments (vs EPF10K130EQC240-1N (commercial temperature variant))
  • Speed grade -1 for power-budget-constrained designs (vs EPF10K130EQC240-3N (speed grade -3 fastest))
  • PQFP-240 hand-solderable package for prototype and repair builds (vs EPF10K130EBC356-1 (BGA-356 package))

Design Notes

VCCINT must be stable at 2.5 V nominal before configuration begins. Place 0.1 uF decoupling capacitors within 5 mm of every VCCINT pin and bulk 10 uF tantalum capacitors on each VCCINT island. VCCIO must ramp in any order relative to VCCINT (per FLEX 10KE datasheet), but I/Os remain tri-stated until configuration completes. Sequencing errors cause CRC failures and require power-cycle recovery.

Estimated: at 100 percent toggle activity on 100 MHz clocks across all 6,656 logic elements at VCCINT 2.7 V (worst-case), the PQFP-240 package dissipates approximately 1.2 W. The PQFP-240 has no exposed thermal pad and theta_JA is approximately 35 C/W, giving a junction temperature rise of ~42 C above ambient. Industrial designs operating at +85 C ambient should keep activity below ~70 percent to maintain Tj below 125 C.

Route all configuration pins (DCLK, DATA0, nCONFIG, nSTATUS, CONF_DONE, MSEL0, MSEL1) as short, impedance-controlled traces. Keep JTAG chain signals away from clock inputs to avoid noise coupling during in-system programming. Use a 4-layer PCB with dedicated power and ground planes; the PQFP-240 lead pitch (0.5 mm) requires 0.2 mm trace/space routing rules. Add external pull-up resistors (10 kohm) on nCONFIG and nSTATUS.

Do not omit the external configuration PROM - the FLEX 10KE is SRAM-based and loses its configuration at every power-down. Do not drive I/O banks to conflicting voltage levels before VCCINT ramps; this can back-power the I/O cells and cause latch-up. Do not exceed the 2.7 V VCCINT absolute maximum - many FLEX 10KE failures in the field are caused by 3.3 V regulators being misapplied to VCCINT instead of VCCIO.

Compliance Information

RoHS
Unknown
REACH
Unknown
AEC-Q100
Not Applicable
Lead Free
Unknown
Halogen Free
Unknown
Conflict Minerals
Unknown

RoHS and lead-free status not confirmed by the verified distributor data. FLEX 10KE family predates many RoHS transitions; confirm with distributor before ordering for RoHS-compliant designs. AEC-Q100 is not applicable for commercial/industrial-grade FPGAs.

Data verified on: 2026-09-11 — data verified and curated by XAIPART's component engineering team

Related Searches

EPF10K130EQI240-1N EPF10K130EQI240-1N datasheet Altera FLEX 10KE 130K gates PQFP-240 Intel/Altera FPGA EPF10K130 EPF10K130EQI240-1N buy price obsolete EPF10K130EQI240-1N pinout PQFP-240 FLEX 10KE configuration PROM EPC2 EPF10K130EQI240-1N vs EPF10K130EQC240-1N EPF10K130 industrial FPGA replacement what is the difference between FLEX 10KE and Cyclone EPF10K130EQI240-1N drop-in replacement FLEX 10KE FPGA distributor stock 2026

Related Components & Terms

Intel Altera EPF10K130EQI240-1N EPF10K130EQC240-1N EPF10K130EQC240-1 EPF10K130EQC240-3N EPF10K130EQC240-3 FLEX 10KE FPGA Field-Programmable Gate Array PLD Programmable Logic Device PQFP-240 RQFP-240 PowerQuad Flat Pack Logic Element Embedded Array Block EAB SRAM-based configuration EPC2 EPC4 EPC8 configuration PROM JTAG IEEE 1149.1 Quartus II industrial temperature grade VCCINT VCCIO LVTTL LVCMOS PCI SSTL RoHS
Quick Quote RFQ
Fill in complete details — our sales team will respond within 24 hours
Part Number Manufacturer Package QTY Target Price Extended
Total: $0.00 USD
Quote submitted!

We will respond to your email within 24 hours

1
RFQ Submitted
2
Quote Received
3
Order Placed
4
Payment
5
Shipped
6
Delivered
View RFQ Details