Altera

EP20K200RC208-2 - APEX-20K 200K Gates FPGA, 208-RQFP | Altera

MPN: EP20K200RC208-2 ✗ End of Life

In Stock Ships in 1-3 business days

3.3 V (multi-standard I/O) Vdss 208-BQFP / 208-RQFP with Exposed Pad Package -2 (mid-speed, industrial) Speed 106,496 Memory

From $79.67 USD / Unit

MOQ: 1 |

Price updated: 2026-09-07

Volume Pricing

Qty	Unit Price	Extended
1	$85.54	$85.54
10	$82.13	$821.30
100	$81.31	$8,131.00
500	$80.49	$40,245.00
1,000	$79.67	$79,670.00

ℹ️ All prices are in USD

View Datasheet (PDF) View Alternatives

Quantity

EP20K200RC208-2 Overview

The Altera (now Intel) EP20K200RC208-2 is a member of the APEX-20K family of Field Programmable Gate Arrays (FPGAs), packaged in a 208-pin PowerQuad/QFP form factor with exposed thermal pad. The device integrates approximately 200,000 system gates and provides 8,320 logic elements backed by 106,496 bits of embedded SRAM, making it suitable for high-density logic and on-chip memory designs. The "RC208" suffix denotes the 208-pin BQFP/RQFP package, while the "-2" speed grade identifies an industrial-temperature, mid-speed variant optimized for balance between performance and cost.

A Field Programmable Gate Array (FPGA) is a type of integrated circuit that can be configured by the customer or designer after manufacturing - hence "field-programmable". FPGAs occupy a hierarchy of programmable logic: programmable logic device (PLD) -> complex PLD (CPLD) -> FPGA -> system-on-chip FPGA. The APEX-20K family specifically combines look-up table (LUT) based logic with embedded memory blocks and a MultiCore architecture, allowing designers to implement glue logic, register-heavy datapaths, DSP blocks, and small to medium-sized microprocessors in a single device.

Key features of the EP20K200RC208-2 include 144 maximum user I/O pins, 8320 logic elements (LEs), 106,496 RAM bits organized into embedded array blocks (EABs), and in-system programmability through the IEEE 1149.1 JTAG interface plus Altera's legacy configuration scheme. The device supports multi-voltage I/O standards including LVTTL, LVCMOS, PCI, and GTL+ on a per-pin basis, enabling mixed-voltage system integration without external level shifters.

Architecturally, the EP20K200 implements Altera's MultiCore architecture with embedded array blocks (EABs) for memory and logic array blocks (LABs) routed via a continuous FastTrack interconnect. Each LE contains a 4-input LUT, a programmable register, and dedicated carry chain logic for arithmetic operations. The combination of LUT logic, EAB-based memory, and high fan-out routing makes the part well-suited to designs that require both moderate logic density and distributed RAM/ROM.

Typical applications include telecommunications line cards, industrial control and machine vision, legacy ASIC prototyping, low-volume networking routers, and embedded control in industrial automation. The exposed thermal pad (EP) on the 208-RQFP package aids heat dissipation, allowing reliable operation at industrial temperature ranges.

When designing with this part, ensure that the JTAG chain, configuration mode pins (MSEL), and power sequencing are correct for the chosen configuration EPROM. The APEX-20K family is now considered mature/legacy - designers should verify long-term availability through Rochester Electronics or franchised distributors and consider newer Cyclone or MAX series for new designs.

This page synthesizes distributor pricing, drop-in same-family variants, and engineering guidance not found in the original APEX-20K datasheet - including explicit cross-brand sourcing limits and timing-grade selection notes.

Drop-in alternatives for EP20K200RC208-2 — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Variants in this series

Same-series models that are drop-in compatible with EP20K200RC208-2 (same form factor and footprint) — differing in Process Technology, Family, Operating Temperature, Package, Speed Grade.

EP20K200RC208-1

Intel

Process Technology: 0.22 µm CMOS

Family: APEX-20K

Operating Temperature: Industrial range