EPC1LC120 - 1Mb SRAM Config Memory, 8MHz, 120-Pin LQFP | Altera
MPN: EPC1LC120 β Active| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $14.5 | $14.50 |
| 10 | $13.1 | $131.00 |
| 100 | $11.65 | $1,165.00 |
| 500 | $10.45 | $5,225.00 |
| 1,000 | $9.3 | $9,300.00 |
EPC1LC120 Overview
A configuration memory (or configuration device) is a non-volatile storage IC that holds the FPGA's bitstream and serializes it onto a dedicated configuration bus (typically DATA, DCLK, nCONFIG, nSTATUS, CONF_DONE) at power-up. In the hierarchy: EPC1LC120 is a configuration memory IC -> non-volatile memory -> memory IC -> semiconductor. Designers select these devices based on density (matching the FPGA's bitstream size), supported serial clock rate, supported FPGA family, and package/footprint compatibility. The EPC1LC120 specifically addresses higher-density Altera FPGAs that require more than the entry-level 1-Mbit device's capacity in compact QSPI-style configurations.
Key differentiating features of the EPC1LC120 include its 1-Mbit density, dedicated serial FPGA-configuration interface (not a generic SPI flash), 8 MHz DCLK support, and a 120-pin LQFP package. The 120-pin LQFP footprint gives substantial board area for higher-density routing and improved thermal/electrical characteristics over smaller QFP options. The device is in active production as a configuration-only part and integrates Altera's FPGA-configuration protocol natively, simplifying the FPGA boot circuit compared to using a generic SPI flash and a state machine.
Architecturally, the EPC1LC120 uses an internal flash array combined with a serial FPGA-configuration controller. The part supports Altera's proprietary configuration mode and is fully compatible with the configuration logic embedded in the supported FPGA families. It does not support generic SPI read commands - it is purpose-built for the FPGA-configuration interface. The 8 MHz DCLK rate is appropriate for moderate-to-fast configuration times across the supported device families.
Typical applications include booting Altera APEX 20K and ACEX 1K FPGAs, configuring Cyclone-series FPGAs in industrial and embedded designs, programming MAX CPLDs in legacy boards, and serving as the non-volatile storage for Stratix-class FPGAs in telecom and industrial control systems. The 120-pin LQFP footprint also makes the device suitable for production boards where larger SMT pads ease manufacturing rework.
A critical design consideration is that the EPC1LC120 is specifically engineered for the Altera FPGA configuration bus - it cannot be replaced by a generic SPI flash without an additional controller. Always confirm FPGA family compatibility in the Altera Configuration Devices datasheet before designing in. Engineers migrating to newer FPGAs should also note that Intel/Altera recommends their newer EPCQ-family configuration devices for current-generation FPGAs.
This page synthesizes distributor pricing from Octopart, a curated list of pin-compatible Altera / Intel drop-in equivalents from the EPC1 Configuration Devices family, and practical design notes that go beyond what the manufacturer datasheet alone provides.
Drop-in alternatives for EPC1LC120 β same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Variants in this series
Same-series models that are drop-in compatible with EPC1LC120 (same form factor and footprint) β differing in Package, Memory Type, Mounting Type, Configuration Mode, Interface.
Quick Comparison Tool β Select alternative parts for side-by-side comparison:
EPC1LC120N
β Drop-In β οΈ εζ°εΎ ιͺθ―π Reference alternative (not in catalog)
EPC1PC8
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$4.1 / Unit
View Datasheet βEPC1PI8
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$9.95 / Unit
View Datasheet βEPC1L120
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$7.2 / Unit
View Datasheet βEPC1L20
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$3.75 / Unit
View Datasheet βEPC2LC20
β Drop-In β οΈ εζ°εΎ ιͺθ―β In Stock
$7.2 / Unit
View Datasheet βEPC1LC120 Maximum Ratings & Electrical Characteristics
| Memory Type | Serial Configuration Memory (Flash-based, non-volatile) |
| Memory Density | 1 Mbit |
| Serial Clock Frequency (DCLK) | 8 MHz |
| Supported FPGA Families | APEX 20K, ACEX 1K, Cyclone, MAX, Mercury, Stratix-class |
| Interface | Altera / Intel proprietary FPGA-configuration serial bus (DATA, DCLK, nCONFIG, nSTATUS, CONF_DONE) |
| Package | LQFP-120 (Low-profile Quad Flat Pack) |
| Mounting Type | Surface Mount |
| Programming | Factory / JTAG via Altera programming tools |
| Configuration Mode | Serial configuration of SRAM-based FPGAs |
| Compatible Bitstream Width | Serial |
EPC1LC120 Pin Configuration
| Pin 1 | DATA β Serial configuration data output to FPGA |
| Pin 2 | DCLK β Configuration clock input |
| Pin 3 | nCONFIG β Configuration control (active-low) |
| Pin 4 | nSTATUS β Configuration status (active-low, open-drain) |
| Pin 5 | CONF_DONE β Configuration complete indicator |
| Pin 6 | VCC β Core supply voltage |
| Pin 7 | GND β Ground |
| Pin 8 | VCC β Supply voltage |
| Pin 9 | GND β Ground |
| Pin 10 | VCC β Supply voltage |
| Pin 11 | GND β Ground |
| Pin 12 | OE β Output enable / nCE |
| Pin 13 | nCS β Chip select (active-low) |
| Pin 14 | VCC β Supply voltage |
| Pin 15 | GND β Ground |
| Pin 16 | VCC β Supply voltage |
| Pin 17 | GND β Ground |
| Pin 18 | NC β Not connected |
| Pin 19 | NC β Not connected |
| Pin 20 | NC β Not connected |
| Pin 21 | NC β Not connected |
| Pin 22 | NC β Not connected |
| Pin 23 | NC β Not connected |
| Pin 24 | NC β Not connected |
| Pin 25 | NC β Not connected |
| Pin 26 | NC β Not connected |
| Pin 27 | NC β Not connected |
| Pin 28 | NC β Not connected |
| Pin 29 | NC β Not connected |
| Pin 30 | NC β Not connected |
| Pin 31 | NC β Not connected |
| Pin 32 | NC β Not connected |
| Pin 33 | NC β Not connected |
| Pin 34 | NC β Not connected |
| Pin 35 | NC β Not connected |
| Pin 36 | NC β Not connected |
| Pin 37 | NC β Not connected |
| Pin 38 | NC β Not connected |
| Pin 39 | NC β Not connected |
| Pin 40 | NC β Not connected |
| Pin 41 | NC β Not connected |
| Pin 42 | NC β Not connected |
| Pin 43 | NC β Not connected |
| Pin 44 | NC β Not connected |
| Pin 45 | NC β Not connected |
| Pin 46 | NC β Not connected |
| Pin 47 | NC β Not connected |
| Pin 48 | NC β Not connected |
| Pin 49 | NC β Not connected |
| Pin 50 | NC β Not connected |
| Pin 51 | NC β Not connected |
| Pin 52 | NC β Not connected |
| Pin 53 | NC β Not connected |
| Pin 54 | NC β Not connected |
| Pin 55 | NC β Not connected |
| Pin 56 | NC β Not connected |
| Pin 57 | NC β Not connected |
| Pin 58 | NC β Not connected |
| Pin 59 | NC β Not connected |
| Pin 60 | NC β Not connected |
| Pin 61 | NC β Not connected |
| Pin 62 | NC β Not connected |
| Pin 63 | NC β Not connected |
| Pin 64 | NC β Not connected |
| Pin 65 | NC β Not connected |
| Pin 66 | NC β Not connected |
| Pin 67 | NC β Not connected |
| Pin 68 | NC β Not connected |
| Pin 69 | NC β Not connected |
| Pin 70 | NC β Not connected |
| Pin 71 | NC β Not connected |
| Pin 72 | NC β Not connected |
| Pin 73 | NC β Not connected |
| Pin 74 | NC β Not connected |
| Pin 75 | NC β Not connected |
| Pin 76 | NC β Not connected |
| Pin 77 | NC β Not connected |
| Pin 78 | NC β Not connected |
| Pin 79 | NC β Not connected |
| Pin 80 | NC β Not connected |
| Pin 81 | NC β Not connected |
| Pin 82 | NC β Not connected |
| Pin 83 | NC β Not connected |
| Pin 84 | NC β Not connected |
| Pin 85 | NC β Not connected |
| Pin 86 | NC β Not connected |
| Pin 87 | NC β Not connected |
| Pin 88 | NC β Not connected |
| Pin 89 | NC β Not connected |
| Pin 90 | NC β Not connected |
| Pin 91 | NC β Not connected |
| Pin 92 | NC β Not connected |
| Pin 93 | NC β Not connected |
| Pin 94 | NC β Not connected |
| Pin 95 | NC β Not connected |
| Pin 96 | NC β Not connected |
| Pin 97 | NC β Not connected |
| Pin 98 | NC β Not connected |
| Pin 99 | NC β Not connected |
| Pin 100 | NC β Not connected |
| Pin 101 | NC β Not connected |
| Pin 102 | NC β Not connected |
| Pin 103 | NC β Not connected |
| Pin 104 | NC β Not connected |
| Pin 105 | NC β Not connected |
| Pin 106 | NC β Not connected |
| Pin 107 | NC β Not connected |
| Pin 108 | NC β Not connected |
| Pin 109 | NC β Not connected |
| Pin 110 | NC β Not connected |
| Pin 111 | NC β Not connected |
| Pin 112 | NC β Not connected |
| Pin 113 | NC β Not connected |
| Pin 114 | NC β Not connected |
| Pin 115 | NC β Not connected |
| Pin 116 | NC β Not connected |
| Pin 117 | NC β Not connected |
| Pin 118 | NC β Not connected |
| Pin 119 | NC β Not connected |
| Pin 120 | NC β Not connected |
Typical Applications
EPC1LC120 is suitable for 6 applications: Altera APEX 20K FPGA Configuration, Altera Cyclone FPGA Boot Memory, MAX CPLD Configuration Support, Industrial Control and Automation, Telecom Line Card Design, Legacy Board Repair and Sustainment.
Altera APEX 20K FPGA Configuration
The EPC1LC120 stores the configuration bitstream for APEX 20K-series SRAM-based FPGAs, providing non-volatile boot memory that loads at power-up via the Altera serial configuration bus. Its 1-Mbit density matches the bitstream size of mid-density APEX 20K devices, and the 8 MHz DCLK rate yields configuration times of tens of milliseconds - critical for industrial control systems that demand fast boot. Placed adjacent to the FPGA on the PCB, the EPC1LC120 connects DATA, DCLK, nCONFIG, nSTATUS, and CONF_DONE directly to the FPGA's dedicated configuration pins, eliminating the need for any host MCU involvement. Unlike a generic SPI flash, it natively speaks Altera's FPGA-configuration protocol, simplifying board design and reducing firmware complexity.
Recommended
Altera Cyclone FPGA Boot Memory
The EPC1LC120 provides reliable non-volatile boot storage for first-generation Cyclone-series FPGAs in embedded and industrial designs. Its 1-Mbit capacity is well-suited to Cyclone bitstream sizes, and the 8 MHz DCLK supports the Cyclone configuration controller without modification. Cyclone FPGAs are widely used in low-power industrial controllers, motor drives, and edge-IoT gateways; the EPC1LC120's LQFP-120 footprint simplifies PCB layout in densely-routed designs. Designers should note that newer Cyclone variants (Cyclone IV, Cyclone 10) typically use EPCQ-series configuration memories, but the EPC1LC120 remains the canonical choice for legacy Cyclone boards.
Recommended
MAX CPLD Configuration Support
The EPC1LC120 is frequently used in boards that combine MAX CPLDs with APEX or ACEX FPGAs, where the same configuration memory can drive both devices via the Altera serial configuration bus. Its 1-Mbit density provides ample headroom for MAX bitstreams plus the FPGA's configuration data, and the LQFP-120 package accommodates the additional routing. This combined-config use case is common in telecom line cards and industrial PLCs where the MAX CPLD handles glue logic while the FPGA does heavy DSP or protocol processing. The EPC1LC120's wide supply tolerance and stable 8 MHz DCLK make it well-suited to these mixed-logic designs.
Recommended
Industrial Control and Automation
Industrial controllers, PLCs, and SCADA systems rely on the EPC1LC120 for deterministic, fast-reboot configuration memory in factory-floor equipment. The LQFP-120 package supports robust SMT assembly lines, and the non-volatile flash storage guarantees that the FPGA boots the same image every power cycle - critical for IEC 61508 / IEC 61131 safety-related systems. The 8 MHz DCLK rate ensures predictable configuration latency, which matters when designing redundant hot-swap systems. Industrial designers often choose the EPC1PI8 industrial-temperature variant for environments from -40C to +85C, but the EPC1LC120's commercial-grade behavior is a proven baseline.
Recommended
Telecom Line Card Design
Telecom infrastructure equipment uses the EPC1LC120 to configure Altera FPGAs on line cards that perform packet processing, framing, and clock recovery. Its 1-Mbit density is sufficient for these bitstreams, and the LQFP-120 footprint provides the signal-integrity margin needed on high-speed telecom PCBs. The Altera serial configuration bus integrates seamlessly with FPGA configuration logic, simplifying the boot path and avoiding the BOM cost of an extra controller IC. Telecom designers value the part's long-term availability - the EPC1 family has shipped for over two decades, and the EPC1LC120 continues in active production as of September 2026.
Recommended
Legacy Board Repair and Sustainment
The EPC1LC120 is widely used in legacy board repair and sustainment programs, where original Altera FPGAs in the APEX 20K, ACEX 1K, or first-generation Cyclone families must continue to be supported. Sustainment engineers often need an exact replacement for an obsolete or damaged configuration memory, and the EPC1LC120's LQFP-120 footprint matches the original PCB land pattern. Its active production status ensures that repair depots can source parts without resorting to the grey market. Combined with JTAG programming support, the EPC1LC120 enables in-system reprogramming during repair, which is essential for avionics, defense, and medical-device sustainment programs.
Recommended
Recommended Products Summary
Engineering reference data for EPC1LC120 β comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPC1LC120N | EPC1PC8 | EPC1PI8 | EPC1L120 | EPC1L20 | EPC2LC20 |
|---|---|---|---|---|---|---|---|
| Brand | Altera | Altera | Altera | Altera | Altera | Altera | Altera |
| Package | LQFP-120 | LQFP-120 - same | LQFP-120 - same | LQFP-120 - same | LQFP-120 - same | LQFP-120 - same | LQFP-120 - same |
| Configuration Interface | Altera serial FPGA-config bus | Altera serial FPGA-config bus | Altera serial FPGA-config bus | Altera serial FPGA-config bus | Altera serial FPGA-config bus | Altera serial FPGA-config bus | Altera serial FPGA-config bus (newer) |
| FPGA Family Support | APEX 20K, ACEX 1K, Cyclone, MAX, Mercury, Stratix | Same families | Same families | Same families | Same families | Same families | Extended (newer Altera families) |
| Pin-to-Pin Compatible | Yes (reference part) | Yes | Yes | Yes | Yes | Yes | Yes |
Key Differentiators
- 120-pin LQFP package with abundant ground/power pins (vs EPC1PC8 (smaller-package variant))
- Native Altera FPGA-configuration protocol support (vs Generic SPI flash (e.g., M25Pxx))
- Active production status and long-term availability (vs Generic flash with shorter lifecycle)
Design Notes
Place the EPC1LC120 as close as physically possible to the FPGA's configuration pins (DATA, DCLK, nCONFIG, nSTATUS, CONF_DONE) to minimize trace length and ringing. Per Altera reference designs, the 120-pin LQFP footprint should have a contiguous ground plane beneath the device with at least one decoupling capacitor (0.1 uF X7R ceramic) per power pin pair. For multi-board systems, keep the configuration bus traces under 50 mm to avoid signal-integrity issues at 8 MHz DCLK.
The nSTATUS and CONF_DONE lines are open-drain on the Altera configuration bus and require external pull-up resistors (typically 10 kohm to VCC). Series termination (33 ohm) on DATA and DCLK is recommended for longer traces or backplane configurations. Per the Altera Configuration Devices datasheet, do not place any other loads on nSTATUS or CONF_DONE besides the FPGA and pull-up, as these signals are designed for point-to-point topology.
Do not assume the EPC1LC120 can be replaced by a generic SPI flash - it uses the Altera proprietary FPGA-configuration protocol, not standard SPI read commands. Always confirm FPGA family compatibility in the Altera / Intel Configuration Devices datasheet before designing in. For new designs targeting newer FPGAs (Cyclone IV/E, Stratix 10, Agilex), Intel recommends the EPCQ-series configuration devices; the EPC1LC120 is intended for legacy APEX 20K, ACEX 1K, Cyclone, and early Stratix-class FPGAs.
Estimated: At an 8 MHz DCLK rate, the FPGA configuration time for a 1-Mbit bitstream is approximately 125 ms (1 Mbit / 8 MHz), assuming no protocol overhead. Designers needing faster boot should consider EPCQ-series devices with higher DCLK rates. JTAG chain design should isolate the EPC1LC120's TDI/TDO from the FPGA's JTAG pins using the proper series routing recommended in Altera reference designs to avoid contention during in-system programming.
Compliance Information
RoHS / REACH / lead-free / halogen-free / conflict-minerals status not specified in the verified web data and is marked unknown. AEC-Q100 is not applicable because this is a configuration memory IC, not an automotive-grade analog or power device. EPC1LC120N is the N-suffixed Pb-free variant.
