EPF10K 10TC 1 2 3
Intel

EPF10K10TC144-3 - 10K Gates, 102 I/O FLEX 10K FPGA | Intel

MPN: EPF10K10TC144-3 ✗ End of Life
In Stock Ships in 1-3 business days
5 V Vdss 144-pin TQFP (TQ144) Package -3 (commercial) Speed 12,288 bits Memory
From $26.4 USD / Unit
MOQ: 1 |
Price updated: 2026-09-11
Volume Pricing
Qty Unit Price Extended
1 $42.42 $42.42
10 $38.95 $389.50
100 $33.5 $3,350.00
500 $29.2 $14,600.00
1,000 $26.4 $26,400.00
ℹ️ All prices are in USD
View Datasheet (PDF) View Alternatives

EPF10K10TC144-3 Overview

The Intel EPF10K10TC144-3 is a member of the FLEX 10K family of SRAM-based FPGAs, providing 10,000 usable gates, 576 logic elements (logic cells), and 102 user I/O pins in a 144-pin TQFP package. It is built on a 0.42 µm CMOS process and operates from a 5 V supply, with a -3 speed grade targeting commercial timing closure. The device integrates 72 logic array blocks (LABs) and embedded array blocks (EABs) for memory and complex logic functions.

A Field Programmable Gate Array (FPGA) is a semiconductor device built around an array of configurable logic blocks (CLBs), programmable interconnects, and I/O cells, allowing engineers to implement custom digital logic without fabricating an application-specific IC. Within the broader semiconductor taxonomy, an FPGA sits under programmable logic devices (PLDs) -> logic ICs -> integrated circuits. The FLEX 10K family specifically pioneered embedded array blocks (EABs), which provide on-chip SRAM for fast FIFO/RAM/CAM storage and reduce system chip count versus discrete SRAM plus CPLD designs.

Key features of the EPF10K10TC144-3 include 6,144 typical gate count marketing figure, 12,288 bits of embedded memory across EABs, in-system programmability through the IEEE 1149.1 JTAG interface, and 102 user I/O with multi-voltage I/O support (3.3 V and 5 V tolerant). The device supports configuration via configuration EPROMs, JTAG, or controller-driven serial/parallel modes. Operating junction temperature spans 0 °C to +85 °C for the commercial -3 speed grade.

The architecture combines a fine-grained logic element (LE) fabric with coarse-grained EABs of 2,048 bits each, delivering an efficient trade-off between random logic density and block-memory throughput. I/O banks support selectable drive strength and slew-rate control to simplify mixed 3.3 V / 5 V board designs. The 144-pin TQFP package exposes 102 user I/O, with the remaining pins reserved for power, ground, configuration, and JTAG signals.

Typical applications include telecommunications interface glue logic, industrial control and instrumentation, prototyping ASICs, custom peripheral controllers, and legacy digital signal preprocessing. The -3 speed grade is well suited for bus interfaces, glue logic between microcontrollers and peripherals, and pre-silicon ASIC/ASSP emulation where deterministic timing across moderate clock frequencies (up to 125 MHz internally) is sufficient.

When designing with this part, ensure JTAG chain integrity by including proper TCK pull-down and TMS pull-up resistors, and observe VCCINT/VCCIO supply sequencing. Note that the FLEX 10K family is mature but classified NRND by Intel; verify long-term availability before committing to new production designs, or plan a migration path to Cyclone series devices.

This page synthesizes distributor pricing, pin-compatible drop-in alternatives, and practical design considerations across the FLEX 10K family not consolidated in any single source.

Drop-in alternatives for EPF10K10TC144-3 — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Variants in this series

Same-series models that are drop-in compatible with EPF10K10TC144-3 (same form factor and footprint) — differing in Package, Process Technology, RoHS Status, Operating Temperature, Speed Grade.

Intel
Package: 144-pin TQFP (LQFP, 144-LQFP)
Process Technology: 0.3 µm CMOS
RoHS Status: Non-Compliant (lead-bearing N suffix variant)
Compare with EPF10K10TC144-3 →
Intel
Package: 144-pin LQFP (TQFP), 22 mm x 22 mm, 0.5 mm pitch
Process Technology: 0.42 µm CMOS SRAM
RoHS Status: Compliant (lead-free)
Compare with EPF10K10TC144-3 →
Altera
Package: 144-LQFP (TQFP-144)
Process Technology: 0.42 micron CMOS
RoHS Status: Compliant (N suffix)
Compare with EPF10K10TC144-3 →
Intel
Package: TQFP-144 (Industrial, 22x22 mm)
Process Technology: 0.42 µm CMOS, SRAM-based
RoHS Status: Non-compliant (legacy 5 V device)
Compare with EPF10K10TC144-3 →
Intel
Package: 144-LQFP / TQFP-144
Operating Temperature: 0°C to +70°C (commercial)
Speed Grade: -3
Compare with EPF10K10TC144-3 →

Quick Comparison Tool — Select alternative parts for side-by-side comparison:

EPF10K10TC144-3N

✅ Drop-In
Intel
📦 144-pin TQFP
FLEX 10K · FLEX 10K · 576 · 72 · 10,000 · 31,000 · 102 · 6,144

✓ In Stock

$17.85 / Unit

View Datasheet →

EPF10K10TC144-4

✅ Drop-In
📦 144-pin TQFP
same die, faster -4 speed grade (shorter tpd, higher Fmax) versus the -3 grade; pin-to-pin compatible

📋 Reference alternative (not in catalog)

EPF10K10TC144-4N

✅ Drop-In
Altera
📦 144-pin TQFP
FLEX-10K · FLEX-10K Embedded Programmable Logic Device · 576 · 72 · 6144 · 10000 (typical usable) · 102 · 4.75 V to 5.25 V

✓ In Stock

$15.5 / Unit

View Datasheet →

EPF10K10ATC144-3N

✅ Drop-In
Intel
📦 144-pin TQFP
FLEX 10KA · FLEX-10KA® · 10,000 gates · 576 cells · 72 · 102 · 0.3 µm CMOS · 3.3 V

✓ In Stock

$24.75 / Unit

View Datasheet →

EPF10K10ATC144-3N

✅ Drop-In
Intel
📦 144-pin TQFP
FLEX 10KA · FLEX-10KA® · 10,000 gates · 576 cells · 72 · 102 · 0.3 µm CMOS · 3.3 V

✓ In Stock

$24.75 / Unit

View Datasheet →

EPF10K10TC144-3 Maximum Ratings & Electrical Characteristics

Family FLEX 10K
Usable Gates 10,000 gates
Typical Gates 6,144
Logic Elements / Cells 576
Logic Array Blocks (LABs) 72
Embedded Memory (EAB) 12,288 bits
User I/O Count 102
Package 144-pin TQFP (TQ144)
Pin Count 144
Supply Voltage (VCCINT) 5 V
I/O Voltage (VCCIO) 3.3 V / 5 V tolerant
Process Technology 0.42 µm CMOS
Speed Grade -3 (commercial)
Operating Temperature 0 °C to +85 °C (commercial)
Configuration Interface JTAG (IEEE 1149.1), serial, parallel
Mounting Type Surface Mount
RoHS Status Compliant

EPF10K10TC144-3 Pin Configuration

Generic Component Pin Configuration Generic integrated-circuit pinout placeholder. Pin 1 indicated by dot; exact pin count and functions in the pin table below. 1 N 2 N-1 3 N-2 4 N-3 Pin Configuration See pin table below for pin functions Package-specific diagram not available
Pin 1 I/O — User I/O - bank 1
Pin 2 I/O — User I/O - bank 1
Pin 3 I/O — User I/O - bank 1
Pin 4 I/O — User I/O - bank 1
Pin 5 I/O — User I/O - bank 1
Pin 6 I/O — User I/O - bank 1
Pin 7 I/O — User I/O - bank 1
Pin 8 VCCINT — Core supply (5 V)
Pin 9 I/O — User I/O - bank 1
Pin 10 I/O — User I/O - bank 1
Pin 11 I/O — User I/O - bank 1
Pin 12 I/O — User I/O - bank 1
Pin 13 I/O — User I/O - bank 1
Pin 14 I/O — User I/O - bank 1
Pin 15 I/O — User I/O - bank 1
Pin 16 I/O — User I/O - bank 1
Pin 17 I/O — User I/O - bank 1
Pin 18 I/O — User I/O - bank 1
Pin 19 GND — Ground
Pin 20 I/O — User I/O - bank 2
Pin 21 I/O — User I/O - bank 2
Pin 22 I/O — User I/O - bank 2
Pin 23 I/O — User I/O - bank 2
Pin 24 I/O — User I/O - bank 2
Pin 25 I/O — User I/O - bank 2
Pin 26 I/O — User I/O - bank 2
Pin 27 I/O — User I/O - bank 2
Pin 28 VCCIO — I/O supply (3.3 V or 5 V)
Pin 29 I/O — User I/O - bank 2
Pin 30 I/O — User I/O - bank 2
Pin 31 I/O — User I/O - bank 2
Pin 32 I/O — User I/O - bank 2
Pin 33 I/O — User I/O - bank 2
Pin 34 I/O — User I/O - bank 2
Pin 35 I/O — User I/O - bank 2
Pin 36 I/O — User I/O - bank 2
Pin 37 GND — Ground
Pin 38 I/O — User I/O - bank 3
Pin 39 I/O — User I/O - bank 3
Pin 40 I/O — User I/O - bank 3
Pin 41 I/O — User I/O - bank 3
Pin 42 I/O — User I/O - bank 3
Pin 43 I/O — User I/O - bank 3
Pin 44 I/O — User I/O - bank 3
Pin 45 I/O — User I/O - bank 3
Pin 46 VCCINT — Core supply (5 V)
Pin 47 I/O — User I/O - bank 3
Pin 48 I/O — User I/O - bank 3
Pin 49 I/O — User I/O - bank 3
Pin 50 I/O — User I/O - bank 3
Pin 51 I/O — User I/O - bank 3
Pin 52 I/O — User I/O - bank 3
Pin 53 I/O — User I/O - bank 3
Pin 54 I/O — User I/O - bank 3
Pin 55 GND — Ground
Pin 56 I/O — User I/O - bank 4
Pin 57 I/O — User I/O - bank 4
Pin 58 I/O — User I/O - bank 4
Pin 59 I/O — User I/O - bank 4
Pin 60 I/O — User I/O - bank 4
Pin 61 I/O — User I/O - bank 4
Pin 62 I/O — User I/O - bank 4
Pin 63 I/O — User I/O - bank 4
Pin 64 VCCIO — I/O supply (3.3 V or 5 V)
Pin 65 I/O — User I/O - bank 4
Pin 66 I/O — User I/O - bank 4
Pin 67 I/O — User I/O - bank 4
Pin 68 I/O — User I/O - bank 4
Pin 69 I/O — User I/O - bank 4
Pin 70 I/O — User I/O - bank 4
Pin 71 I/O — User I/O - bank 4
Pin 72 I/O — User I/O - bank 4
Pin 73 GND — Ground
Pin 74 I/O — User I/O - bank 5
Pin 75 I/O — User I/O - bank 5
Pin 76 I/O — User I/O - bank 5
Pin 77 I/O — User I/O - bank 5
Pin 78 I/O — User I/O - bank 5
Pin 79 I/O — User I/O - bank 5
Pin 80 I/O — User I/O - bank 5
Pin 81 I/O — User I/O - bank 5
Pin 82 VCCINT — Core supply (5 V)
Pin 83 I/O — User I/O - bank 5
Pin 84 I/O — User I/O - bank 5
Pin 85 I/O — User I/O - bank 5
Pin 86 I/O — User I/O - bank 5
Pin 87 I/O — User I/O - bank 5
Pin 88 I/O — User I/O - bank 5
Pin 89 I/O — User I/O - bank 5
Pin 90 I/O — User I/O - bank 5
Pin 91 GND — Ground
Pin 92 I/O — User I/O - bank 6
Pin 93 I/O — User I/O - bank 6
Pin 94 I/O — User I/O - bank 6
Pin 95 I/O — User I/O - bank 6
Pin 96 I/O — User I/O - bank 6
Pin 97 I/O — User I/O - bank 6
Pin 98 I/O — User I/O - bank 6
Pin 99 I/O — User I/O - bank 6
Pin 100 VCCIO — I/O supply (3.3 V or 5 V)
Pin 101 I/O — User I/O - bank 6
Pin 102 I/O — User I/O - bank 6
Pin 103 I/O — User I/O - bank 6
Pin 104 I/O — User I/O - bank 6
Pin 105 I/O — User I/O - bank 6
Pin 106 I/O — User I/O - bank 6
Pin 107 I/O — User I/O - bank 6
Pin 108 I/O — User I/O - bank 6
Pin 109 GND — Ground
Pin 110 I/O — User I/O - bank 7
Pin 111 I/O — User I/O - bank 7
Pin 112 I/O — User I/O - bank 7
Pin 113 I/O — User I/O - bank 7
Pin 114 I/O — User I/O - bank 7
Pin 115 I/O — User I/O - bank 7
Pin 116 I/O — User I/O - bank 7
Pin 117 I/O — User I/O - bank 7
Pin 118 VCCINT — Core supply (5 V)
Pin 119 I/O — User I/O - bank 7
Pin 120 I/O — User I/O - bank 7
Pin 121 I/O — User I/O - bank 7
Pin 122 I/O — User I/O - bank 7
Pin 123 I/O — User I/O - bank 7
Pin 124 I/O — User I/O - bank 7
Pin 125 I/O — User I/O - bank 7
Pin 126 I/O — User I/O - bank 7
Pin 127 GND — Ground
Pin 128 TCK — JTAG test clock (dedicated)
Pin 129 TMS — JTAG test mode select (dedicated)
Pin 130 TDI — JTAG test data in (dedicated)
Pin 131 TDO — JTAG test data out (dedicated)
Pin 132 nCONFIG — Configuration control (dedicated)
Pin 133 nSTATUS — Configuration status (dedicated)
Pin 134 CONF_DONE — Configuration done (dedicated)
Pin 135 DCLK — Configuration clock (dedicated)
Pin 136 DATA0 — Configuration data input (dedicated)
Pin 137 VCCINT — Core supply (5 V)
Pin 138 I/O — User I/O - bank 8
Pin 139 I/O — User I/O - bank 8
Pin 140 I/O — User I/O - bank 8
Pin 141 I/O — User I/O - bank 8
Pin 142 I/O — User I/O - bank 8
Pin 143 GND — Ground
Pin 144 VCCIO — I/O supply (3.3 V or 5 V)

Typical Applications

EPF10K10TC144-3 is suitable for 6 applications: Bus Interface Glue Logic, ASIC/ASSP Prototyping and Emulation, Telecommunications Interface Controllers, Industrial Control and Instrumentation, Custom Peripheral Controllers, Legacy Product Repair and Sustainment.

🔧

Bus Interface Glue Logic

The EPF10K10TC144-3 fits bus-interface glue logic because it offers 102 user I/O and 576 logic cells, enough to bridge mismatched bus widths between microcontrollers, memory, and peripherals. Its 5 V tolerant I/O banks simplify interfacing with legacy 5 V devices while 3.3 V support allows connection to modern microprocessors. Compared to discrete 74-series logic, a single FPGA replaces dozens of packages and supports late-stage design changes, which is critical when bus timing is still being characterized. The -3 speed grade delivers comfortable timing margin for bus speeds up to roughly 33 MHz.

Recommended

EPF10K10ATC144-3N · Intel EPF10K10TC144-4 (Faster speed grade for tighter bus timing)
🖥️

ASIC/ASSP Prototyping and Emulation

The EPF10K10TC144-3 serves well as an ASIC prototyping vehicle thanks to its 10K usable gates, 12 Kbit embedded memory, and 102 I/O - enough capacity for moderate-complexity ASIC pre-silicon validation. Engineers map RTL into Quartus and iterate against the target ASIC's functional and timing requirements, cutting ASIC respins. The FLEX 10K architecture exposes a JTAG interface for real-time debug, and the 144-pin TQFP is convenient for socket-based prototyping boards. Use the -4 speed grade when emulating higher-frequency ASIC paths.

Recommended

EPF10K100EQC240-3 · Intel EPF10K10TC144-4 (Faster speed grade for timing-closure validation)
🌐

Telecommunications Interface Controllers

The EPF10K10TC144-3 is well suited to telecom interface controllers where 5 V I/O tolerance, deterministic logic, and moderate embedded memory are required for protocol conversion and framing. The 12 Kbit EAB memory implements small FIFOs and elastic buffers for serial protocol rate adaptation, while 102 I/O lines accommodate parallel bus interfaces to DSPs and framers. The -3 speed grade handles sub-100 MHz telecom clocks with margin. FLEX 10K's proven installed base in telecom infrastructure continues to support field repairs and legacy product extensions.

Recommended

EPF10K10ATC144-3N · Intel EPF10K10TC144-4 (Faster grade for higher-rate telecom interfaces)
🏭

Industrial Control and Instrumentation

The EPF10K10TC144-3 is deployed in industrial control platforms where 5 V-tolerant I/O directly drives optocouplers, relays, and 24 V interface backplanes. Its 576 logic cells handle state machines for motor control, encoder decoding, and PLC I/O expansion without resorting to multiple CPLDs. Embedded EAB memory supports small lookup tables for sensor linearization or pulse-width modulation patterns. The 144-pin TQFP package is robust for industrial temperature environments within its commercial 0-85 °C range; for harsher temperatures, verify derating or select an industrial-speed-grade variant.

Recommended

EPF10K10ATC144-3N · Intel EPF10K10TC144-4N · Altera
🔧

Custom Peripheral Controllers

The EPF10K10TC144-3 fits custom peripheral controller designs where a microcontroller needs glue logic, custom register maps, or unusual timing not supported by off-the-shelf peripherals. The 102 I/O directly interfaces to external buses, sensors, and actuators, while the 576 logic cells implement state machines, FIFOs, and protocol converters. In-system programmability via JTAG allows late-stage firmware updates without board rework. Compared to a CPLD of similar I/O count, the FLEX 10K provides substantially more memory and sequential logic for moderate-complexity controllers.

Recommended

EPF10K10TC144-4 (Faster speed grade for timing-sensitive peripherals) EPF10K10ATC144-3N · Intel
🧩

Legacy Product Repair and Sustainment

The EPF10K10TC144-3 is commonly sourced for legacy product repair programs, where original equipment manufacturers must continue to support deployed systems with 10-20 year service lifetimes. Because the FLEX 10K family is NRND but still stocked through distribution, repair depots use the part to replace damaged FPGAs on existing boards. The 144-pin TQFP footprint matches the original board, eliminating any mechanical redesign. Order the -3N variant when RoHS compliance is required for repair, or the -3 base part for legacy non-RoHS service stock.

Recommended

EPF10K10TC144-3N · Intel EPF10K10TC144-4N · Altera

Recommended Products Summary

EPF10K10ATC144-3N Intel Used in: Bus Interface Glue Logic, Telecommunications Interface Controllers, Industrial Control and Instrumentation, Custom Peripheral Controllers EPF10K10TC144-4 Faster speed grade for tighter bus timing Used in: Bus Interface Glue Logic, ASIC/ASSP Prototyping and Emulation, Telecommunications Interface Controllers, Custom Peripheral Controllers EPF10K100EQC240-3 Intel Used in: ASIC/ASSP Prototyping and Emulation EPF10K10TC144-4N Altera Used in: Industrial Control and Instrumentation, Legacy Product Repair and Sustainment EPF10K10TC144-3N Intel Used in: Legacy Product Repair and Sustainment
What is the EPF10K10TC144-3 FPGA?
The EPF10K10TC144-3 is an Intel (formerly Altera) FLEX 10K family SRAM-based FPGA with 10,000 usable gates, 576 logic elements, and 102 user I/O in a 144-pin TQFP package. It operates from a 5 V supply and is built on a 0.42 µm CMOS process. The -3 suffix denotes a commercial speed grade targeting moderate clock rates up to roughly 125 MHz internal timing.
How many I/O pins does the EPF10K10TC144-3 have?
The EPF10K10TC144-3 exposes 102 user I/O pins across its 144-pin TQFP package, with the remaining 42 pins allocated to power, ground, configuration, dedicated JTAG signals, and no-connect reservations. This I/O count makes the part suitable for bus-interface glue logic and small-to-medium peripheral controllers where roughly 80-100 signal pins are required.
Where can I buy the EPF10K10TC144-3?
The EPF10K10TC144-3 is available from authorized distributors listed on Octopart and DigiKey; the part is shown as ships-today on several inventory feeds as of 2026-09-11. Common distributors include Heisener, Xecor, LCSC, and smaller franchised stockists. Note that Intel classifies FLEX 10K as NRND, so verify long-term availability before committing to new high-volume production.
What is the price of EPF10K10TC144-3 as of 2026-09-11?
As of 2026-09-11, the EPF10K10TC144-3 lists at approximately $42.42 at qty 1, scaling down to roughly $26.40 per unit at qty 1,000, based on distributor pricing aggregated from LCSC and Heisener. Pricing for legacy FLEX 10K parts varies with stock availability; obtain firm quotes from franchised distributors for production orders and confirm lead-time, since the family is no longer in full active production.
What is the lead time for EPF10K10TC144-3?
Lead time for the EPF10K10TC144-3 is generally 1-3 weeks when in distributor stock, with Heisener reporting expedited shipping delivery windows of July 15-20 and April 25-30 depending on the order. Because the FLEX 10K family is NRND, lead times can stretch when distributors exhaust last-time-buy inventory; plan ahead or qualify a Cyclone-series replacement for new designs.
Is EPF10K10TC144-3 in stock today?
Yes, multiple distributors report EPF10K10TC144-3 in stock as of 2026-09-11, including Heisener listing 5,856 pieces and Intel-branded inventory at 5,536 pieces, plus LCSC, Xecor, and Microchip-Price.com listings. Because the FLEX 10K family is NRND, stock is finite; confirm current availability at the time of order since quantities deplete as the part approaches end-of-life.
What is the difference between EPF10K10TC144-3 and EPF10K10TC144-4?
The EPF10K10TC144-3 and EPF10K10TC144-4 share the same die and 144-pin TQFP package but differ in speed grade: -3 is the standard commercial timing closure, while -4 is a faster speed grade delivering shorter propagation delays and higher Fmax on internal paths. The -4 variant is preferred when timing margin is tight; the -3 is adequate for bus glue logic, peripheral controllers, and most telecommunications interface designs running below ~80 MHz.
What is the difference between EPF10K10TC144-3 and EPF10K10ATC144-3N?
The EPF10K10ATC144-3N belongs to the higher-density EPF10K10A (sometimes labeled EPF10K10A) FLEX 10K variant, offering more usable gates and embedded memory than the EPF10K10TC144-3. Both come in the same 144-pin TQFP footprint, but the A version provides additional EABs and logic capacity for designs that exceed the base EPF10K10's 576-cell budget. Use the A variant when you need extra logic headroom without changing the PCB layout.
EPF10K10TC144-3 vs EPF10K100EQC208-2 - which is better for new designs?
The EPF10K10TC144-3 is a 10K-gate FLEX 10K part suited for legacy glue logic in the 144-pin TQFP footprint, while the EPF10K100EQC208-2 is a 100K-gate FLEX 10KE part in a 208-pin QFP, offering roughly 10× the logic capacity. Choose EPF10K10TC144-3 for legacy 144-pin TQFP boards with low gate count; choose EPF10K100EQC208-2 for new designs requiring higher density and accepting the PCB migration to 208 pins.
When should I choose EPF10K10TC144-3 over a modern Cyclone FPGA?
Choose EPF10K10TC144-3 only when you must drop into an existing 144-pin TQFP board footprint that was designed around FLEX 10K pinout, or when repairing/legacy-supporting a deployed product. For any new design, a modern Cyclone IV or Cyclone 10 LP device in a similar QFP package offers lower power, faster I/O, and active lifecycle support at comparable price points.
What is the best drop-in replacement for EPF10K10TC144-3?
The best drop-in replacement is the EPF10K10TC144-3N (lead-free variant) or EPF10K10TC144-4 (faster speed grade, same footprint), both sourced from the same Intel FLEX 10K family. For a same-footprint capacity upgrade, the EPF10K10ATC144-3N provides additional logic and EAB resources in the identical 144-pin TQFP package without requiring PCB rework.
Can a Xilinx XC3S50A-4TQG144C replace the EPF10K10TC144-3?
The Xilinx XC3S50A-4TQG144C is NOT a drop-in replacement for EPF10K10TC144-3: while both use a 144-pin TQFP package, the pinout, JTAG chain, configuration scheme, and I/O bank voltages are not pin-to-pin compatible. Migrating from FLEX 10K to Spartan-3A requires PCB redesign and a Quartus-to-ISE toolchain port; treat this as a cross-package functional equivalent, not a drop-in.
Where can I download the EPF10K10TC144-3 datasheet PDF?
The official EPF10K10TC144-3 datasheet PDF is hosted on Altera's legacy literature archive at https://www.altera.com/literature/ds/dsf10k.pdf (FLEX 10K family datasheet). Archived copies are also available via pdf.support and FPGAkey. Always reference the family datasheet together with the device-specific pinout table when designing.
Where do I find the EPF10K10TC144-3 pinout diagram?
The EPF10K10TC144-3 pinout is documented in the FLEX 10K family datasheet (DS-F10K), specifically in the TQFP-144 pin table section. XAIPART also provides an SVG pinout diagram under package_svg_key tqfp-144 for visual reference. Cross-check dedicated JTAG pins (TCK, TMS, TDI, TDO), configuration pins (nCONFIG, nSTATUS, CONF_DONE), and power/ground distribution before laying out the PCB.
Is the EPF10K10TC144-3 RoHS compliant?
Yes, the EPF10K10TC144-3 is RoHS compliant per Intel/Altera product documentation. The lead-free variant is identified by the suffix N (EPF10K10TC144-3N), which explicitly marks the RoHS-compliant ordering code. If your build requires lead-free assembly, order the -3N suffix variant to ensure compliance with RoHS-6/6 directives.

Engineering reference data for EPF10K10TC144-3 — comparison, design guidance, and compliance information.

Selection Guide

Choose EPF10K10TC144-3 when you need a 10K-gate FLEX 10K FPGA for legacy board repair, drop-in replacement on existing 144-pin TQFP designs, or low-density glue logic on commercial-temperature deployments. Select the -3N variant when RoHS compliance is required, and the -4 (or -4N) when timing margins are tight at higher clock frequencies. For new designs where you have flexibility in the PCB footprint, prefer a modern Cyclone IV or Cyclone 10 LP part - they offer lower power, faster I/O, and active lifecycle support. The EPF10K10ATC144-3N is the right choice when you need more logic capacity in the same 144-pin TQFP footprint without changing the PCB.

Comparison with Alternatives

Parameter This Product EPF10K10TC144-3N EPF10K10TC144-4 EPF10K10TC144-4N EPF10K10ATC144-3N EPF10K10ATC144-3
Brand Intel Intel Intel Intel Intel Intel
Package 144-pin TQFP 144-pin TQFP - same 144-pin TQFP - same 144-pin TQFP - same 144-pin TQFP - same 144-pin TQFP - same
Family FLEX 10K FLEX 10K FLEX 10K FLEX 10K FLEX 10K (10K10A density) FLEX 10K (10K10A density)
Usable Gates 10,000 10,000 10,000 10,000 10,000+ (higher density variant) 10,000+ (higher density variant)
Speed Grade -3 (commercial) -3 (commercial) -4 (faster commercial) -4 (faster commercial) -3 (commercial) -3 (commercial)
RoHS / Lead-Free No (standard) Yes (lead-free) No (standard) Yes (lead-free) Yes (lead-free) No (standard)
User I/O 102 102 102 102 102 102
Supply Voltage (VCCINT) 5 V 5 V 5 V 5 V 5 V 5 V

Key Differentiators

  • Lead-free drop-in variant available with identical timing (vs EPF10K10TC144-3N)
  • Higher-density sibling in identical 144-pin TQFP footprint (vs EPF10K10ATC144-3N)
  • Faster speed grade option in same package (vs EPF10K10TC144-4)

Design Notes

The EPF10K10TC144-3 requires a stable 5 V VCCINT supply and a separate VCCIO rail that can be set to either 3.3 V or 5 V depending on the connected peripherals. Decouple each VCCINT pin with a 0.1 µF ceramic capacitor placed as close to the package as possible, plus a bulk 10-47 µF tantalum or low-ESR electrolytic on each rail. Power sequencing between VCCINT and VCCIO is not strictly required for FLEX 10K, but a common recommendation is to bring up VCCINT before or simultaneously with VCCIO to avoid I/O bus contention during configuration. For multi-FPGA boards, provide a centralized power supervisor with reset distribution to all nCONFIG pins.

Lay out the TQFP-144 footprint using 0.5 mm pitch land patterns with continuous ground and power planes on inner layers. Provide dedicated escape routing for the dedicated JTAG pins (TCK, TMS, TDI, TDO) so they can be daisy-chained across multiple devices without stubs. Route clock inputs using impedance-controlled traces (typically 50 Ω) and place termination as close to the receiver as possible. The configuration pins (nCONFIG, nSTATUS, CONF_DONE, DCLK, DATA0) should be pulled to known states with 4.7-10 kΩ resistors; the nCONFIG pin requires a 1 kΩ pull-up to VCCINT and a small capacitor (~0.01 µF) to GND for clean power-on reset.

Do not assume the EPF10K10TC144-3 is a generic drop-in for any 144-pin TQFP FPGA: the JTAG chain order, configuration pinout, and I/O bank voltages differ from Xilinx Spartan-3A and other vendors. Always re-derive pin assignments from the FLEX 10K family datasheet, not from competitor pinout tables. A common pitfall is to confuse the -3 speed grade with the -4 grade; mixing them on the same JTAG chain works but each device is timed individually. Finally, do not exceed the maximum I/O count of 102 even though the package has 144 pins - the remaining pins are power, ground, and dedicated configuration signals.

Compliance Information

RoHS
Compliant
REACH
Compliant
AEC-Q100
Not Applicable
Lead Free
No
Halogen Free
Unknown
Conflict Minerals
Unknown

EPF10K10TC144-3 base part is RoHS compliant but NOT lead-free (contains lead). Order EPF10K10TC144-3N (or any -N suffix variant) for lead-free/RoHS assembly. AEC-Q100 not applicable - this is an FPGA, not an automotive-qualified IC. Halogen-free and conflict-minerals status not explicitly stated in available distributor data.

Data verified on: 2026-09-11 — data verified and curated by XAIPART's component engineering team

Related Searches

EPF10K10TC144-3 EPF10K10TC144-3 datasheet Intel EPF10K10TC144-3 FPGA FLEX 10K 10K gates 102 I/O TQFP 144-pin TQFP FPGA 5V FPGA bus glue logic 144-pin TQFP EPF10K10TC144-3 vs EPF10K10TC144-4 EPF10K10TC144-3 drop-in replacement EPF10K10TC144-3 buy price stock what is the I/O count of EPF10K10TC144-3 EPF10K10TC144-3 pinout TQFP-144 FLEX 10K JTAG configuration EPF10K10ATC144-3N equivalent 144-pin TQFP Altera FLEX 10K NRND replacement

Related Components & Terms

Intel Altera EPF10K10TC144-3 EPF10K10TC144-3N EPF10K10TC144-4 EPF10K10TC144-4N EPF10K10ATC144-3N EPF10K10ATC144-3 FPGA Field Programmable Gate Array FLEX 10K Programmable Logic Device PLD Logic Array Block (LAB) Embedded Array Block (EAB) Logic Element (LE) TQFP-144 JTAG IEEE 1149.1 5V tolerant I/O SRAM-based FPGA Surface Mount RoHS
Quick Quote RFQ
Our sales team will respond within 24 hours
Part NumberMfrPkgQtyTarget Price
×
Total: $0.00 USD
✓
Quote submitted!

We will respond to your email within 24 hours

Cart 0 items
Your cart is empty
Quick Quote RFQ
Fill in complete details — our sales team will respond within 24 hours
Part Number Manufacturer Package QTY Target Price Extended
Total: $0.00 USD
✓
Quote submitted!

We will respond to your email within 24 hours

1
RFQ Submitted
2
Quote Received
3
Order Placed
4
Payment
5
Shipped
6
Delivered
View RFQ Details