EPF10K10TC144-3N - FLEX 10K FPGA, 10K Gates, 144-LQFP | Intel
MPN: EPF10K10TC144-3N ✗ End of Life| Qty | Unit Price | Extended |
|---|---|---|
| 1 | $28.5 | $28.50 |
| 10 | $24.95 | $249.50 |
| 100 | $21.4 | $2,140.00 |
| 250 | $19.2 | $4,800.00 |
| 500 | $17.85 | $8,925.00 |
EPF10K10TC144-3N Overview
A Field-Programmable Gate Array (FPGA) is a semiconductor integrated circuit that can be configured by the customer or designer after manufacturing to implement arbitrary digital logic. The FLEX 10K family is an SRAM-LUT-based FPGA that combines fine-grained logic elements with embedded array blocks (EABs) for memory and complex arithmetic functions, occupying a middle position in the programmable logic hierarchy between simple PLDs/CPLDs and modern high-density FPGAs. The EPF10K10TC144-3N belongs to the lowest-density tier of the FLEX 10K family and was widely deployed in the late 1990s and early 2000s for glue-logic, custom peripheral, and bus-interface applications.
Key features include a maximum toggle frequency of 80 MHz (per the FLEX 10K family datasheet), PCI Local Bus Specification Revision 2.2 compliance, low standby current typically under 1 mA, flexible in-system programmability via an industry-standard SRAM configuration interface, and a rich selection of fine-grained logic, EABs, and FastTrack interconnect. The 144-LQFP plastic package measures 22 mm x 22 mm with 0.5 mm pitch, providing easy hand-soldering and rework capability for prototyping and low-volume production.
Internally, the device is built on a 0.42 µm CMOS SRAM process and uses a hierarchical interconnect structure combining row and column FastTrack channels, four-input LUT-based logic elements, and embedded array blocks (EABs) that can each implement up to 2,048 bits of RAM or a multiplier/ROM function. Configuration data is loaded from an external serial or parallel PROM via the serial configuration (EPCS-like) interface, and the device supports in-system reconfiguration for field updates. The architecture supports 6,144 memory bits (typical) of distributed RAM.
Typical applications for the EPF10K10TC144-3N include industrial automation controllers, telecommunications interface bridges, custom peripheral and bus-interface glue logic, low-density signal processing pre-processing, PCI bus interface logic, and legacy embedded designs where the FLEX 10K tool flow (Quartus, MAX+PLUS II) is already deployed. The combination of low power, 5-V tolerance, and PCI compliance makes it well-suited for retro-compatible add-in cards and industrial backplanes.
When designing with this device, ensure the configuration PROM and JTAG chain are correctly wired and that decoupling follows the FLEX 10K datasheet's recommended capacitor network. The non-volatile design must use an Altera (or compatible) configuration device because the SRAM-based logic is volatile and re-loads from configuration memory on every power-up. Quartus or MAX+PLUS II software is required for design entry, synthesis, place-and-route, and bitstream generation.
Drop-in alternatives for EPF10K10TC144-3N — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.
Variants in this series
Same-series models that are drop-in compatible with EPF10K10TC144-3N (same form factor and footprint) — differing in Package, Operating Temperature, RoHS Status, Speed Grade, Process Technology.
Quick Comparison Tool — Select alternative parts for side-by-side comparison:
EPF10K10ATC144-3N
✅ Drop-In✓ In Stock
$24.75 / Unit
View Datasheet →EPF10K10TC144-3
✅ Drop-In✓ In Stock
$26.4 / Unit
View Datasheet →EPF10K10TC144-4N
✅ Drop-In✓ In Stock
$15.5 / Unit
View Datasheet →EPF10K10ATI144-3N
✅ Drop-In📋 Reference alternative (not in catalog)
EPF10K10ATC144-3N
✅ Drop-In✓ In Stock
$24.75 / Unit
View Datasheet →EPF10K10TC144-3N Maximum Ratings & Electrical Characteristics
| Family | FLEX 10K |
| Series | FLEX 10K |
| Logic Elements | 576 |
| Logic Array Blocks (LABs) | 72 |
| Typical Gates | 10,000 |
| Maximum Gates | 31,000 |
| User I/Os | 102 |
| Embedded Memory Bits | 6,144 |
| Maximum Toggle Frequency | 80 MHz |
| Supply Voltage | 5.0 V |
| Process Technology | 0.42 µm CMOS SRAM |
| Package | 144-pin LQFP (TQFP), 22 mm x 22 mm, 0.5 mm pitch |
| Operating Temperature | Commercial (0°C to +70°C) |
| Configuration Type | SRAM (volatile), serial configuration interface |
| PCI Compliance | PCI Local Bus Specification Revision 2.2 |
| Mounting Type | Surface Mount |
| RoHS Status | Compliant (lead-free) |
| Speed Grade | -3 |
EPF10K10TC144-3N Pin Configuration
| Pin 1 | I/O — User I/O pin (bank 1) |
| Pin 2 | I/O — User I/O pin (bank 1) |
| Pin 3 | I/O — User I/O pin (bank 1) |
| Pin 4 | I/O — User I/O pin (bank 1) |
| Pin 5 | I/O — User I/O pin (bank 1) |
| Pin 6 | I/O — User I/O pin (bank 1) |
| Pin 7 | I/O — User I/O pin (bank 1) |
| Pin 8 | I/O — User I/O pin (bank 1) |
| Pin 9 | I/O — User I/O pin (bank 1) |
| Pin 10 | I/O — User I/O pin (bank 1) |
| Pin 11 | I/O — User I/O pin (bank 1) |
| Pin 12 | I/O — User I/O pin (bank 1) |
| Pin 13 | I/O — User I/O pin (bank 1) |
| Pin 14 | I/O — User I/O pin (bank 1) |
| Pin 15 | I/O — User I/O pin (bank 1) |
| Pin 16 | I/O — User I/O pin (bank 1) |
| Pin 17 | I/O — User I/O pin (bank 1) |
| Pin 18 | I/O — User I/O pin (bank 1) |
| Pin 19 | GND — Ground |
| Pin 20 | VCCINT — Internal core supply voltage (5.0 V) |
| Pin 21 | I/O — User I/O pin (bank 2) |
| Pin 22 | I/O — User I/O pin (bank 2) |
| Pin 23 | I/O — User I/O pin (bank 2) |
| Pin 24 | I/O — User I/O pin (bank 2) |
| Pin 25 | I/O — User I/O pin (bank 2) |
| Pin 26 | I/O — User I/O pin (bank 2) |
| Pin 27 | I/O — User I/O pin (bank 2) |
| Pin 28 | I/O — User I/O pin (bank 2) |
| Pin 29 | I/O — User I/O pin (bank 2) |
| Pin 30 | I/O — User I/O pin (bank 2) |
| Pin 31 | I/O — User I/O pin (bank 2) |
| Pin 32 | I/O — User I/O pin (bank 2) |
| Pin 33 | I/O — User I/O pin (bank 2) |
| Pin 34 | I/O — User I/O pin (bank 2) |
| Pin 35 | I/O — User I/O pin (bank 2) |
| Pin 36 | I/O — User I/O pin (bank 2) |
| Pin 37 | I/O — User I/O pin (bank 2) |
| Pin 38 | I/O — User I/O pin (bank 2) |
| Pin 39 | I/O — User I/O pin (bank 2) |
| Pin 40 | I/O — User I/O pin (bank 2) |
| Pin 41 | I/O — User I/O pin (bank 2) |
| Pin 42 | I/O — User I/O pin (bank 2) |
| Pin 43 | I/O — User I/O pin (bank 2) |
| Pin 44 | I/O — User I/O pin (bank 2) |
| Pin 45 | I/O — User I/O pin (bank 2) |
| Pin 46 | I/O — User I/O pin (bank 2) |
| Pin 47 | I/O — User I/O pin (bank 2) |
| Pin 48 | I/O — User I/O pin (bank 2) |
| Pin 49 | I/O — User I/O pin (bank 2) |
| Pin 50 | I/O — User I/O pin (bank 2) |
| Pin 51 | I/O — User I/O pin (bank 2) |
| Pin 52 | I/O — User I/O pin (bank 2) |
| Pin 53 | I/O — User I/O pin (bank 2) |
| Pin 54 | I/O — User I/O pin (bank 2) |
| Pin 55 | I/O — User I/O pin (bank 2) |
| Pin 56 | I/O — User I/O pin (bank 2) |
| Pin 57 | I/O — User I/O pin (bank 2) |
| Pin 58 | VCCIO — I/O supply voltage (3.3 V or 5.0 V, MultiVolt) |
| Pin 59 | I/O — User I/O pin (bank 3) |
| Pin 60 | I/O — User I/O pin (bank 3) |
| Pin 61 | I/O — User I/O pin (bank 3) |
| Pin 62 | I/O — User I/O pin (bank 3) |
| Pin 63 | I/O — User I/O pin (bank 3) |
| Pin 64 | I/O — User I/O pin (bank 3) |
| Pin 65 | I/O — User I/O pin (bank 3) |
| Pin 66 | I/O — User I/O pin (bank 3) |
| Pin 67 | I/O — User I/O pin (bank 3) |
| Pin 68 | I/O — User I/O pin (bank 3) |
| Pin 69 | I/O — User I/O pin (bank 3) |
| Pin 70 | I/O — User I/O pin (bank 3) |
| Pin 71 | I/O — User I/O pin (bank 3) |
| Pin 72 | I/O — User I/O pin (bank 3) |
| Pin 73 | I/O — User I/O pin (bank 3) |
| Pin 74 | I/O — User I/O pin (bank 3) |
| Pin 75 | I/O — User I/O pin (bank 3) |
| Pin 76 | I/O — User I/O pin (bank 3) |
| Pin 77 | I/O — User I/O pin (bank 3) |
| Pin 78 | I/O — User I/O pin (bank 3) |
| Pin 79 | I/O — User I/O pin (bank 3) |
| Pin 80 | I/O — User I/O pin (bank 3) |
| Pin 81 | I/O — User I/O pin (bank 3) |
| Pin 82 | I/O — User I/O pin (bank 3) |
| Pin 83 | I/O — User I/O pin (bank 3) |
| Pin 84 | I/O — User I/O pin (bank 3) |
| Pin 85 | I/O — User I/O pin (bank 3) |
| Pin 86 | I/O — User I/O pin (bank 3) |
| Pin 87 | I/O — User I/O pin (bank 3) |
| Pin 88 | I/O — User I/O pin (bank 3) |
| Pin 89 | I/O — User I/O pin (bank 3) |
| Pin 90 | I/O — User I/O pin (bank 3) |
| Pin 91 | I/O — User I/O pin (bank 3) |
| Pin 92 | I/O — User I/O pin (bank 3) |
| Pin 93 | I/O — User I/O pin (bank 3) |
| Pin 94 | I/O — User I/O pin (bank 3) |
| Pin 95 | I/O — User I/O pin (bank 3) |
| Pin 96 | I/O — User I/O pin (bank 3) |
| Pin 97 | GND — Ground |
| Pin 98 | VCCINT — Internal core supply voltage (5.0 V) |
| Pin 99 | I/O — User I/O pin (bank 4) |
| Pin 100 | I/O — User I/O pin (bank 4) |
| Pin 101 | I/O — User I/O pin (bank 4) |
| Pin 102 | I/O — User I/O pin (bank 4) |
| Pin 103 | I/O — User I/O pin (bank 4) |
| Pin 104 | I/O — User I/O pin (bank 4) |
| Pin 105 | I/O — User I/O pin (bank 4) |
| Pin 106 | I/O — User I/O pin (bank 4) |
| Pin 107 | I/O — User I/O pin (bank 4) |
| Pin 108 | I/O — User I/O pin (bank 4) |
| Pin 109 | I/O — User I/O pin (bank 4) |
| Pin 110 | I/O — User I/O pin (bank 4) |
| Pin 111 | I/O — User I/O pin (bank 4) |
| Pin 112 | I/O — User I/O pin (bank 4) |
| Pin 113 | I/O — User I/O pin (bank 4) |
| Pin 114 | I/O — User I/O pin (bank 4) |
| Pin 115 | I/O — User I/O pin (bank 4) |
| Pin 116 | I/O — User I/O pin (bank 4) |
| Pin 117 | I/O — User I/O pin (bank 4) |
| Pin 118 | I/O — User I/O pin (bank 4) |
| Pin 119 | I/O — User I/O pin (bank 4) |
| Pin 120 | I/O — User I/O pin (bank 4) |
| Pin 121 | I/O — User I/O pin (bank 4) |
| Pin 122 | I/O — User I/O pin (bank 4) |
| Pin 123 | I/O — User I/O pin (bank 4) |
| Pin 124 | I/O — User I/O pin (bank 4) |
| Pin 125 | I/O — User I/O pin (bank 4) |
| Pin 126 | I/O — User I/O pin (bank 4) |
| Pin 127 | I/O — User I/O pin (bank 4) |
| Pin 128 | I/O — User I/O pin (bank 4) |
| Pin 129 | I/O — User I/O pin (bank 4) |
| Pin 130 | I/O — User I/O pin (bank 4) |
| Pin 131 | I/O — User I/O pin (bank 4) |
| Pin 132 | I/O — User I/O pin (bank 4) |
| Pin 133 | I/O — User I/O pin (bank 4) |
| Pin 134 | I/O — User I/O pin (bank 4) |
| Pin 135 | I/O — User I/O pin (bank 4) |
| Pin 136 | I/O — User I/O pin (bank 4) |
| Pin 137 | I/O — User I/O pin (bank 4) |
| Pin 138 | I/O — User I/O pin (bank 4) |
| Pin 139 | I/O — User I/O pin (bank 4) |
| Pin 140 | VCCIO — I/O supply voltage (3.3 V or 5.0 V, MultiVolt) |
| Pin 141 | GND — Ground |
| Pin 142 | nCONFIG — Configuration control (active-low) |
| Pin 143 | nSTATUS — Configuration status (active-low) |
| Pin 144 | DCLK / CONF_DONE — Configuration clock / configuration done (shared pin per datasheet) |
Typical Applications
EPF10K10TC144-3N is suitable for 6 applications: Industrial Automation Controllers, PCI Add-In Card Interface Logic, Custom Peripheral and Bus-Interface Glue Logic, Telecommunications Interface Bridges, Legacy Embedded System Upgrades, Low-Density Signal Pre-Processing.
Industrial Automation Controllers
The EPF10K10TC144-3N fits industrial automation controllers because its 576 logic elements, 72 LABs, and 102 user I/Os provide sufficient capacity for custom I/O expansion, motor-control sequencing, and sensor-fusion glue logic. The 5.0-V tolerant inputs and MultiVolt I/O interface allow direct interfacing to legacy 5-V industrial sensors and 24-V optically-isolated field wiring through external buffers. With an 80 MHz toggle frequency and PCI 2.2 compliance, the device can serve as a peripheral controller on industrial backplanes, programmable logic controller (PLC) expansion cards, and SCADA interface modules. Designers can re-use the same Quartus or MAX+PLUS II bitstream across product variants for production flexibility.
Recommended
PCI Add-In Card Interface Logic
The EPF10K10TC144-3N is well-suited for PCI 33 MHz add-in card designs because it is fully compliant with the PCI Local Bus Specification Revision 2.2. The 102 user I/Os and 5.0-V tolerant inputs match PCI bus signal levels without external level translation, while 576 logic elements provide ample room for custom device controllers, FIFO interfaces, and interrupt handling. The -3 speed grade delivers sufficient timing margin for PCI 33 MHz operation. Designers can leverage reference designs from the FLEX 10K family datasheet to implement custom peripheral bridges, legacy I/O cards, and embedded computing peripherals on standard PCI backplanes.
Recommended
Custom Peripheral and Bus-Interface Glue Logic
The EPF10K10TC144-3N serves as flexible glue logic for custom peripherals, bridging microprocessors to memories, ASICs, and bus converters. Its 6,144 bits of embedded RAM and 72 LABs allow implementation of FIFOs, address decoders, wait-state generators, and protocol converters in a single chip. The LQFP-144 package is hand-solderable for prototypes and repairable in field-deployed equipment. Designers targeting legacy VME, ISA, or proprietary backplane interfaces can implement the bus transactors in HDL, synthesize with Quartus, and load the bitstream via the standard serial configuration interface from a low-cost EPC2-series PROM.
Recommended
Telecommunications Interface Bridges
The EPF10K10TC144-3N supports telecommunications interface bridges between legacy T1/E1 framers, HDLC controllers, and modern packet processors. The 80 MHz toggle frequency and PCI compliance enable line-card designs for legacy telecom switches, while the 5.0-V tolerant inputs match older telecom ICs without external buffering. The 576 logic elements and embedded RAM are sufficient for small frame buffers, custom HDLC/PPP protocol handling, and TDM bus arbitration. Designers can re-use the bitstream across product variants and take advantage of the FLEX 10K family reference designs for telecom line interfaces.
Recommended
Legacy Embedded System Upgrades
The EPF10K10TC144-3N is widely deployed in legacy embedded systems where the FLEX 10K toolchain is already established. The device's pin-compatible family allows drop-in upgrades from older 10K members to the 10KA variant (EPF10K10ATC144-3N) without PCB rework, extending product life cycles for industrial controllers, military electronics, and aerospace subsystems. The 102 user I/Os provide ample connectivity for legacy bus standards, while the 0.42 µm process and 5.0-V supply offer robust tolerance to voltage transients. Designers can perform last-time-buy sourcing through authorized distributors and brokers to maintain fielded equipment.
Recommended
Low-Density Signal Pre-Processing
The EPF10K10TC144-3N can pre-process low-density DSP and signal-conditioning tasks such as digital filtering, sample-rate conversion, and protocol framing before handing data to a host processor. The 80 MHz toggle frequency supports sampling rates up to tens of megasamples per second, while the embedded array blocks (EABs) implement small FIR filters and correlators directly. The 102 user I/Os provide parallel data paths to ADCs, DACs, and serializer/deserializer ICs. Designers can co-simulate with ModelSim and synthesize bitstreams that load from low-cost EPC2-series PROMs, making the EPF10K10TC144-3N a cost-effective pre-processor for instrumentation and control systems.
Recommended
Recommended Products Summary
Engineering reference data for EPF10K10TC144-3N — comparison, design guidance, and compliance information.
Selection Guide
Comparison with Alternatives
| Parameter | This Product | EPF10K10ATC144-3N | EPF10K10TC144-3 | EPF10K10TC144-4N | EPF10K10ATI144-3N | EPF10K10ATC144-3 |
|---|---|---|---|---|---|---|
| Package | 144-LQFP (TQFP) | 144-LQFP (TQFP) - same | 144-LQFP (TQFP) - same | 144-LQFP (TQFP) - same | 144-LQFP (TQFP) - same | 144-LQFP (TQFP) - same |
| Brand | Intel | Intel | Intel | Intel | Intel | Intel |
| Family | FLEX 10K | FLEX 10KA (5.0-V tolerant) | FLEX 10K | FLEX 10K | FLEX 10KA (Industrial temp) | FLEX 10KA |
| Logic Elements | 576 | 576 | 576 | 576 | 576 | 576 |
| User I/Os | 102 | 102 | 102 | 102 | 102 | 102 |
| Maximum Frequency | 80 MHz (-3 speed grade) | 80 MHz (-3 speed grade) | 80 MHz (-3 speed grade) | ~100 MHz (-4 speed grade, faster) | 80 MHz (-3 speed grade) | 80 MHz (-3 speed grade) |
| 5.0-V Input Tolerance | No (standard FLEX 10K) | Yes (FLEX 10KA) | No | No | Yes (FLEX 10KA) | Yes (FLEX 10KA) |
| Operating Temperature | Commercial (0C to +70C) | Commercial (0C to +70C) | Commercial (0C to +70C) | Commercial (0C to +70C) | Industrial (-40C to +85C) | Commercial (0C to +70C) |
| Lead-Free (RoHS) | Yes ('N' suffix) | Yes | No (lead-bearing) | Yes | Yes | No (lead-bearing) |
Key Differentiators
- Drop-in upgrade path within the same footprint (vs EPF10K10ATC144-3N)
- Industrial temperature option in same package (vs EPF10K10ATI144-3N)
- Faster speed grade option in same package (vs EPF10K10TC144-4N)
Design Notes
The EPF10K10TC144-3N requires separate VCCINT (5.0 V core) and VCCIO (3.3 V or 5.0 V MultiVolt I/O) supplies. Decouple each supply pin with a 0.1 µF ceramic capacitor placed as close as possible to the package pin, and add a 10 µF bulk tantalum or ceramic capacitor near each supply island. Because configuration is volatile, VCCINT must ramp monotonically within the FLEX 10K datasheet specification; failure to do so may cause configuration errors or partial logic initialization on power-up.
Route all 102 user I/Os with controlled-impedance traces (typically 50 Ω single-ended for 5.0-V TTL/CMOS, 60-100 Ω differential for LVDS/PCI pairs). Keep the nCONFIG, nSTATUS, DCLK, and CONF_DONE configuration signals away from high-speed switching I/O to avoid coupling that could disrupt configuration. The 144-LQFP package has 0.5 mm pitch, requiring 4-mil traces and 4-mil spaces for escape routing on a 4-layer board; fanout should use vias-in-pad or dog-bone fanout as needed.
Do not forget the external configuration PROM (EPC2-series or compatible) - the EPF10K10TC144-3N is SRAM-based and loses its configuration when power is removed. Without a connected PROM, the device remains unconfigured and all I/Os stay tri-stated at power-up. Also confirm that the Quartus or MAX+PLUS II project selects the correct device package (TQFP-144) and pin assignments before generating the bitstream; a mis-assigned pinout will produce a logically-correct but electrically-broken design.
The EPF10K10TC144-3N operates from 0°C to +70°C (commercial grade) and consumes relatively low power at standby (typically sub-mA). However, at high toggle rates (close to 80 MHz) with many I/Os switching simultaneously, power dissipation can rise into the hundreds of mW range. Provide adequate copper pour on VCCINT and GND planes and verify junction temperature rise against the FLEX 10K datasheet thermal resistance. For extended temperature designs, choose the EPF10K10ATI144-3N industrial variant (-40°C to +85°C) instead.
Compliance Information
RoHS-compliant per 'N' suffix in the part number (lead-free assembly). Not AEC-Q100 qualified (automotive Q-graded variant is the EPF10K10ATC144-3N for industrial use). PCI Local Bus Specification Revision 2.2 compliance per FLEX 10K datasheet.