Intel

EP20K600EBI652-2X - 600K Gate APEX 20KE FPGA 488 I/O BGA-652 | Intel

MPN: EP20K600EBI652-2X ✗ End of Life

In Stock Ships in 1-3 business days

1.8 V Vdss 652-ball BGA (45 x 45 mm, 1.27 mm pitch, thermally enhanced) Package 200 MHz Speed

From $198.59 USD / Unit

MOQ: 1 |

Price updated: 2026-09-07

Volume Pricing

Qty	Unit Price	Extended
1	$330.98	$330.98
10	$297.88	$2,978.80
100	$264.78	$26,478.00
500	$231.68	$115,840.00
1,000	$198.59	$198,590.00

ℹ️ All prices are in USD

View Datasheet (PDF) View Alternatives

Quantity

EP20K600EBI652-2X Overview

The Intel (formerly Altera) EP20K600EBI652-2X is a high-density APEX 20KE family FPGA delivering 600,000 gates, 24,320 logic elements (cells), and 488 user I/Os in a thermally-enhanced 652-ball BGA package. Manufactured on a 0.18 µm all-layer copper CMOS process, it operates with a 1.8 V core supply and supports system clock rates up to 200 MHz. The device integrates MultiCore architecture combining LUT-based logic for data-path and DSP operations with product-term logic for glue and control functions, plus embedded system blocks (ESBs) that provide up to 311 Kbits of RAM with dual-port and FIFO support.

What is an APEX 20KE FPGA? APEX (Advanced Programmable Logic Element eXtended) is Altera's multi-core programmable logic architecture family launched in the late 1990s. The 20KE generation extends the original APEX 20K with enhanced memory, faster I/O, and improved interconnect for high-volume telecommunications, networking, and DSP designs. FPGAs (Field-Programmable Gate Arrays) sit hierarchically between ASICs and CPLDs: a configurable logic block array plus programmable interconnect and I/O cells, all SRAM- or fuse-based for re-programmability. APEX 20KE targets mid-to-high-density designs where LUT logic, product-term logic, and embedded memory must coexist on one die.

Key features of the EP20K600EBI652-2X include 24,320 logic elements, 488 maximum user I/Os, 311 Kbits of embedded RAM, four dedicated input pins and four PLL-based clock management blocks. The -2X speed grade places this part in the mid-speed tier for APEX 20KE, with propagation delays of 1.48 ns and a 200 MHz internal performance figure. The thermally enhanced 45 x 45 mm BGA package provides a low θJA for high-performance operation without external heatsinks.

On the architectural side, the device uses four-input LUTs for combinatorial logic, dedicated carry chains for arithmetic, distributed RAM within ESBs, and a hierarchical FastTrack interconnect that minimizes delay between adjacent logic blocks. The four PLLs (one per I/O bank) provide zero-delay buffering, frequency synthesis, and clock-skew management for high-speed synchronous designs. MultiVolt I/O supports interfacing to 1.5 V, 1.8 V, 2.5 V, and 3.3 V devices without external level shifters.

Typical applications include telecommunications line cards, ATM switch fabrics, DSLAMs, base-station signal processing, high-speed serial protocol bridging, and PCI/PCI-X bus controllers. The large gate count and embedded RAM also make this FPGA suitable for prototyping ASIC designs and for soft-processor SoC integration.

When designing with this device, observe that the -2X speed grade represents a mid-tier speed bin; the -3 grade is faster. Configuration can be done via serial or parallel EPROM, JTAG, or controller-based schemes. Power estimation should use the Quartus PowerPlay tool because APEX 20KE has no in-die power sensor.

Drop-in alternatives for EP20K600EBI652-2X — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Variants in this series

Same-series models that are drop-in compatible with EP20K600EBI652-2X (same form factor and footprint) — differing in Package, Process Technology, Operating Temperature, Family, Speed Grade.

EP20K600CB652C7

Altera

Package: 652-ball BGA

Process Technology: 0.15 µm CMOS (all-layer copper interconnect)

Operating Temperature: Commercial (0C to +70C)