Altera

EPF6016ATI144-3N - FLEX 6000 FPGA 16K Gates 117 I/O | Altera / Intel

MPN: EPF6016ATI144-3N ⚠ Last Time Buy

In Stock Ships in 1-3 business days

3.3 V Vdss 144-pin TQFP (LQFP-144) Package 142.86 MHz max Speed

From $22.1 USD / Unit

MOQ: 1 |

Price updated: 2026-09-11

Volume Pricing

Qty	Unit Price	Extended
1	$42.5	$42.50
10	$38.2	$382.00
100	$31.75	$3,175.00
500	$26.4	$13,200.00
1,000	$22.1	$22,100.00

ℹ️ All prices are in USD

View Datasheet (PDF) View Alternatives

Quantity

EPF6016ATI144-3N Overview

The Altera (now Intel) EPF6016ATI144-3N is a member of the FLEX 6000 family of Field Programmable Gate Arrays (FPGAs) manufactured on a 0.42 µm CMOS process, integrating 16,000 gates (1,320 logic elements / 132 LABs) with 117 user I/O in a 144-pin TQFP (Thin Quad Flat Pack) package. Operating from a 3.3 V core supply, the device supports internal operation up to 142.86 MHz and provides SRAM-based configuration that can be loaded from a PROM or in-system via JTAG, enabling rapid design iteration. The "-3" speed grade combined with the industrial temperature range (-40 °C to +85 °C, suffix "I") and lead-free ("N") designation positions this part for mainstream industrial and telecom glue-logic applications.

A Field Programmable Gate Array (FPGA) is a type of programmable logic device (PLD) — itself a category of integrated circuit — that uses configurable logic blocks (LBs), programmable interconnect, and programmable I/O cells to implement arbitrary digital circuits after fabrication. FPGAs sit at the top of the programmable logic hierarchy: ASIC < Gate Array < CPLD < FPGA. The FLEX 6000 family represents Altera's mid-1990s cost-optimized SRAM FPGA architecture, positioned between their Classic and FLEX 10K families, and remains in long-term supply for industrial and aerospace refresh programs.

Key features include 1,320 logic elements arranged in 132 Logic Array Blocks (LABs), 117 user I/O pins, embedded JTAG (IEEE 1149.1) boundary-scan support, and four dedicated inputs. The architecture is built around SRAM configuration cells with 4-input look-up tables (LUTs), per-LAB carry chains for fast arithmetic, and a continuous routing matrix. The device is in-system programmable through the ByteBlaster or BitBlaster download cables, supporting rapid prototyping and field upgrades without removing the part from the board.

Typical applications include industrial control glue logic, telecom interface bridging, motor control peripheral integration, legacy M68000/i960 co-processor glue, and avionics display controllers where the FLEX 6000 family has established long-term qualified status. The 144-pin TQFP package exposes 117 user I/O, which is sufficient for wide parallel buses plus multiple serial channels in bridge applications.

When designing with this device, pay attention to the JTAG chain order — the EPF6016 shares a JTAG bus with other Altera legacy parts (FLEX 10K, MAX 7000) and must be ordered correctly when multi-device programming is used. Decoupling requires 0.1 µF and 10 µF capacitors per VCCINT and VCCIO pin group; the device is sensitive to supply droop during configuration. Always validate the configuration PROM or in-system flash image against the Quartus II 13.0 service pack release, which is the last officially supported design software for the FLEX 6000 family.

This page synthesizes distributor pricing, drop-in alternatives from the Altera FLEX 6000 family, and practical design notes not found in the manufacturer datasheet alone.

Drop-in alternatives for EPF6016ATI144-3N — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Variants in this series

Same-series models that are drop-in compatible with EPF6016ATI144-3N (same form factor and footprint) — differing in Package, Process Technology, Operating Temperature, Configuration Method, Speed Grade.

EPF6016AT1144-3N

Altera

Package: TQFP-144 (T144) 22x22 mm

Process Technology: 0.42 µm CMOS SRAM

Configuration Method: JTAG / ByteBlasterMV / BitBlaster with external EPC2 or EPC1441 PROM