Intel

EP4CGX110DF31I6N - 109K LE Cyclone IV GX FPGA 896-FBGA | Intel

Name: EP4CGX110DF31I6N - 109K LE Cyclone IV GX FPGA 896-FBGA | Intel
Brand: Intel
SKU: EP4CGX110DF31I6N
Price: 108.4 USD
Availability: InStock

MPN: EP4CGX110DF31I6N ✓ Active

In Stock Ships in 1-3 business days

1.2 V Vdss 896-BGA (FineLine BGA) Package 20 Speed 5,621,760 Memory

From $108.4 USD / Unit

MOQ: 1 |

Price updated: 2026-09-09

Volume Pricing

Qty	Unit Price	Extended
1	$168.5	$168.50
10	$152.3	$1,523.00
100	$135	$13,500.00
500	$119.75	$59,875.00
1,000	$108.4	$108,400.00

ℹ️ All prices are in USD

View Datasheet (PDF) View Alternatives

Quantity

EP4CGX110DF31I6N Overview

The Intel (formerly Altera) EP4CGX110DF31I6N is a high-density Cyclone IV GX FPGA built on a 60 nm low-power process, offering 109,424 logic elements, 5,621,760 bits of embedded memory, and 475 user I/O pins in a 896-ball FineLine BGA (FBGA) package. The device integrates up to eight high-speed transceiver channels (3.125 Gbps), 66 embedded multipliers (18x18), and four general-purpose PLLs, delivering an optimal balance of logic density, DSP capability, and serial connectivity for cost-sensitive applications. Operating from a 1.2 V core supply with -40C to +100C industrial temperature range, the device targets protocols such as PCIe Gen1, Gigabit Ethernet, and CPRI.

A Field Programmable Gate Array (FPGA) is a semiconductor integrated circuit whose logic, memory and I/O behaviour is defined after manufacture by the user through a hardware description language. Cyclone IV GX sits inside Intel's low-cost Cyclone family, itself a subclass of SRAM-based programmable logic devices; the family hierarchy is FPGA -> programmable logic -> programmable logic device -> semiconductor IC. Cyclone IV GX specifically adds embedded multi-gigabit transceivers (MGTs), positioning it between the transceiver-less Cyclone IV E and the higher-cost Cyclone V GX family.

Key features include 109,424 logic elements, 5,621,760 embedded memory bits, 475 maximum user I/Os across 9 I/O banks, 66 embedded 18x18 multipliers for DSP, and up to 8 full-duplex transceiver channels supporting data rates from 600 Mbps up to 3.125 Gbps. Four general-purpose PLLs and eight transceiver PLLs provide flexible clock synthesis. The device supports multiple I/O standards including LVDS, LVCMOS, SSTL, and HSTL, with on-chip termination and dynamic phase alignment.

The Cyclone IV GX architecture combines an SRAM-based logic fabric with hard PCIe Gen1 (x1/x4) IP cores, hard memory controllers, and embedded transceivers, eliminating external PHY components for many common interfaces. The 60 nm process keeps static and dynamic power low versus 90 nm predecessors, while preserving deterministic timing closure with the Quartus II / Quartus Prime design suite. Each transceiver channel contains its own PMA, PCS, and bit-error-rate test (BERT) hardware.

Typical applications include industrial machine vision, low-cost PCIe endpoint cards, wireless baseband preprocessing, video bridging and display controllers, motor control, and military/aerospace digital signal processing. Transceivers support SRIO, CPRI, OBSAI, PCIe Gen1, and custom serial protocols. This page synthesizes distributor pricing, drop-in package-compatible variants, and practical Quartus design notes not found in the manufacturer datasheet.

Drop-in alternatives for EP4CGX110DF31I6N — same package, pin-to-pin compatible. Different-package parts requiring PCB rework are excluded.

Variants in this series

Same-series models that are drop-in compatible with EP4CGX110DF31I6N (same form factor and footprint) — differing in Package, Speed Grade, Transceivers, Process Technology, PLLs.

EP4CGX110DF27I8N

Intel

Package: 672-pin FBGA (F27)

Speed Grade: 8

Process Technology: 60 nm low-k